{"work":{"id":"719f00ae-d457-46ee-8759-333a570a93c7","openalex_id":null,"doi":null,"arxiv_id":"7654.2024","raw_key":null,"title":"InProceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA)","authors":null,"authors_text":"SACHI: A Stationarity-Aware, All-Digital, Near-Memory, Ising Architecture","year":2024,"venue":null,"abstract":null,"external_url":"https://arxiv.org/abs/7654.2024","cited_by_count":null,"metadata_source":"arxiv_reference","metadata_fetched_at":"2026-06-30T18:55:00.038468+00:00","pith_arxiv_id":null,"created_at":"2026-05-12T03:56:19.523734+00:00","updated_at":"2026-06-30T18:55:00.038468+00:00","title_quality_ok":false,"display_title":"John, and Jaydeep P","render_title":"John, and Jaydeep P"},"hub":{"state":{"work_id":"719f00ae-d457-46ee-8759-333a570a93c7","tier":"hub","tier_reason":"10+ Pith inbound or 1,000+ external citations","pith_inbound_count":12,"external_cited_by_count":null,"distinct_field_count":6,"first_pith_cited_at":"2025-09-11T14:49:50+00:00","last_pith_cited_at":"2026-06-09T05:36:31+00:00","author_build_status":"not_needed","summary_status":"needed","contexts_status":"needed","graph_status":"needed","ask_index_status":"not_needed","reader_status":"not_needed","recognition_status":"not_needed","updated_at":"2026-07-01T17:51:26.092812+00:00","tier_text":"hub"},"tier":"hub","role_counts":[{"context_role":"background","n":2},{"context_role":"baseline","n":1}],"polarity_counts":[{"context_polarity":"background","n":2},{"context_polarity":"baseline","n":1}],"runs":{},"summary":{},"graph":{},"authors":[]}}