{"as_of":"2026-08-18T11:09:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:d3f034820dda4c155ebe4782508f5cae80272ebac1585cfcf36d237b3f5e0a44","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":2,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":2,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-18T06:34:40.430872+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-14T14:49:26.865589Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-11T17:26:38.421267Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"1810.06819","last_updated":"2018-10-16T05:41:01Z","snapshot_observed_at":"2026-08-14T18:14:05.682334Z","submitted_at":"2018-10-16T05:41:01Z","title":"A Time-domain Analog Weighted-sum Calculation Model for Extremely Low Power VLSI Implementation of Multi-layer Neural Networks","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1810.06819","snapshot_observed_at":"2026-08-14T14:49:26.865589Z","title":"A Time-domain Analog Weighted-sum Calculation Model for Extremely Low Power VLSI Implementation of Multi-layer Neural Networks,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"1908.02472","last_updated":"2019-08-07T07:38:34Z","snapshot_observed_at":"2026-08-18T06:23:05.340281Z","submitted_at":"2019-08-07T07:38:34Z","title":"3D-aCortex: An Ultra-Compact Energy-Efficient Neurocomputing Platform Based on Commercial 3D-NAND Flash Memories","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-14T14:49:26.865589Z"},"links":{"cited_paper":"/paper/1810.06819","citing_paper":"/paper/1908.02472"},"observation_digest":"sha256:9d832e89f48e7dab4aa7b7ba047eabde02270f020e035128048886ff2acc5d00","observation_id":"318dcfed-4e88-467b-a243-53a97e32310f","resolution":{"observed_at":"2026-08-14T14:49:26.865589Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1810.06819","last_updated":"2018-10-16T05:41:01Z","snapshot_observed_at":"2026-08-14T18:14:05.682334Z","submitted_at":"2018-10-16T05:41:01Z","title":"A Time-domain Analog Weighted-sum Calculation Model for Extremely Low Power VLSI Implementation of Multi-layer Neural Networks","version":1},"cited_work":{"arxiv_id":"1810.06819","doi":null,"metadata_source":"pith","pith_arxiv_id":"1810.06819","snapshot_observed_at":"2026-08-11T17:26:38.421267Z","title":"A Time-domain Analog Weighted-sum Calculation Model for Extremely Low Power VLSI Implementation of Multi-layer Neural Networks","venue":"cs.ET","work_id":"e8d98993-a756-45e6-b01f-32dfdfe90186","year":2018},"citing_paper":{"arxiv_id":"2412.09010","last_updated":"2025-03-21T03:08:11Z","snapshot_observed_at":"2026-08-18T10:01:59.666929Z","submitted_at":"2024-12-12T07:22:23Z","title":"Harnessing Nonidealities in Analog In-Memory Computing Circuits: A Physical Modeling Approach for Neuromorphic Systems","version":2},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-11T17:26:38.151310Z"},"links":{"cited_paper":"/paper/1810.06819","citing_paper":"/paper/2412.09010"},"observation_digest":"sha256:a20ad4fbb2c0e02908825ff819b2030dc5eb2feb42f7bb1026e6442d00a0ade1","observation_id":"4f715fa8-2eac-49af-a9ee-cdb4173aa85f","resolution":{"observed_at":"2026-08-11T17:26:38.427800Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/1810.06819/citation-record","integrity":"/paper/1810.06819/integrity","json":"/paper/1810.06819/citation-record.json","paper":"/paper/1810.06819"},"outbound":[],"paper":{"arxiv_id":"1810.06819","last_updated":"2018-10-16T05:41:01Z","latest_version":1,"primary_category":"cs.ET","snapshot_observed_at":"2026-08-14T18:14:05.682334Z","submitted_at":"2018-10-16T05:41:01Z","title":"A Time-domain Analog Weighted-sum Calculation Model for Extremely Low Power VLSI Implementation of Multi-layer Neural Networks"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"thesis":"As of 18 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 2 inbound Pith citation observations for arXiv:1810.06819."}