{"as_of":"2026-08-10T21:57:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:56a64f25328d1dc639c32e5486378cf34670c7454e41d441e4c6e53ef62754bb","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":10,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":10,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-10T06:31:04.303077+00:00","state":"measured"},{"denominator":10,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":10,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-08T23:07:23.004840Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":1,"source":"arxiv_reference","source_observed_at":"2026-08-05T02:28:24.338817Z","state":"measured"}],"external_citation_measurements":[{"count":16,"observed_at":"2026-08-05T02:28:24.338817Z","source":"arxiv_reference"}],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2203.05025","last_updated":"2022-03-09T19:57:14Z","snapshot_observed_at":"2026-08-10T20:10:13.754751Z","submitted_at":"2022-03-09T19:57:14Z","title":"Power-of-Two Quantization for Low Bitwidth and Hardware Compliant Neural Networks","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2203.05025","snapshot_observed_at":"2026-08-08T23:07:23.004840Z","title":"Power-of-Two Quantization for Low Bitwidth and Hardware Compliant Neural Networks","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2502.15737","last_updated":"2025-02-06T17:22:01Z","snapshot_observed_at":"2026-08-10T20:10:49.186954Z","submitted_at":"2025-02-06T17:22:01Z","title":"A Performance Analysis of You Only Look Once Models for Deployment on Constrained Computational Edge Devices in Drone Applications","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-08T23:07:23.004840Z"},"links":{"cited_paper":"/paper/2203.05025","citing_paper":"/paper/2502.15737"},"observation_digest":"sha256:895401a53830b0fd7eac27bbfe91f08fe65aa347984e49f3f7f3a5d2ea498c06","observation_id":"0aef0ee6-08d3-4cc0-bac2-5c3d61fce8f3","resolution":{"observed_at":"2026-08-08T23:07:23.004840Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2203.05025","last_updated":"2022-03-09T19:57:14Z","snapshot_observed_at":"2026-08-10T20:10:13.754751Z","submitted_at":"2022-03-09T19:57:14Z","title":"Power-of-Two Quantization for Low Bitwidth and Hardware Compliant Neural Networks","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2203.05025","snapshot_observed_at":"2026-08-07T12:19:35.866132Z","title":"Power-of-two quantization for low bitwidth and hardware compliant neural networks","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2505.24852","last_updated":"2026-07-19T08:09:35Z","snapshot_observed_at":"2026-08-10T20:10:32.488758Z","submitted_at":"2025-05-30T17:49:30Z","title":"Chameleon: A Multiplier-Free Temporal Convolutional Network Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Data","version":3},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-07T12:19:35.866132Z"},"links":{"cited_paper":"/paper/2203.05025","citing_paper":"/paper/2505.24852"},"observation_digest":"sha256:23fe50a2ae40d24662de8286253f0126944ca7c3d409110a08755d00cdc5dcdb","observation_id":"a0f24342-db3b-4382-9cef-3d8ef37ec080","resolution":{"observed_at":"2026-08-07T12:19:35.866132Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2203.05025","last_updated":"2022-03-09T19:57:14Z","snapshot_observed_at":"2026-08-10T20:10:13.754751Z","submitted_at":"2022-03-09T19:57:14Z","title":"Power-of-Two Quantization for Low Bitwidth and Hardware Compliant Neural Networks","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2203.05025","snapshot_observed_at":"2026-08-07T12:12:12.610791Z","title":"Przewlocka-Rus, S","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.00315","last_updated":"2025-05-31T00:01:25Z","snapshot_observed_at":"2026-08-10T20:10:31.166622Z","submitted_at":"2025-05-31T00:01:25Z","title":"Power-of-Two (PoT) Weights in Large Language Models (LLMs)","version":1},"reference_index":6,"source":"arxiv_source","source_observed_at":"2026-08-07T12:12:12.610791Z"},"links":{"cited_paper":"/paper/2203.05025","citing_paper":"/paper/2506.00315"},"observation_digest":"sha256:77ded532989e7e79cf056fa7809b018ef2746ee2b0aa6d136ba7b527546a7f6f","observation_id":"89ada610-963c-498f-8888-7b66aafe082e","resolution":{"observed_at":"2026-08-07T12:12:12.610791Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2203.05025","last_updated":"2022-03-09T19:57:14Z","snapshot_observed_at":"2026-08-10T20:10:13.754751Z","submitted_at":"2022-03-09T19:57:14Z","title":"Power-of-Two Quantization for Low Bitwidth and Hardware Compliant Neural Networks","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2203.05025","snapshot_observed_at":"2026-08-06T17:06:35.789384Z","title":"Przewlocka-Rus, S","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2507.11959","last_updated":"2025-07-16T06:44:14Z","snapshot_observed_at":"2026-08-07T22:24:39.297614Z","submitted_at":"2025-07-16T06:44:14Z","title":"PoTPTQ: A Two-step Power-of-Two Post-training for LLMs","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-06T17:06:35.789384Z"},"links":{"cited_paper":"/paper/2203.05025","citing_paper":"/paper/2507.11959"},"observation_digest":"sha256:1ea3782a65f3865014427f131936d7e0719ae286f3acb7aee93925eda34d2584","observation_id":"b02f7ada-f2de-4ffc-9052-1fe78628b0a5","resolution":{"observed_at":"2026-08-06T17:06:35.789384Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2203.05025","last_updated":"2022-03-09T19:57:14Z","snapshot_observed_at":"2026-08-10T20:10:13.754751Z","submitted_at":"2022-03-09T19:57:14Z","title":"Power-of-Two Quantization for Low Bitwidth and Hardware Compliant Neural Networks","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2203.05025","snapshot_observed_at":"2026-08-02T20:47:51.706464Z","title":null,"venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2602.22352","last_updated":"2026-06-09T16:42:58Z","snapshot_observed_at":"2026-08-10T20:10:32.644426Z","submitted_at":"2026-02-25T19:18:22Z","title":"GRAU: Generic Reconfigurable Activation Unit Design for Neural Network Hardware Accelerators","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-02T20:47:51.706464Z"},"links":{"cited_paper":"/paper/2203.05025","citing_paper":"/paper/2602.22352"},"observation_digest":"sha256:7cdd628c8882714a628e936701d3a4c2c266a0ad4458a3d1152fe6cf8eebb915","observation_id":"8acb6229-e923-4a9f-9c3c-873ec0b23145","resolution":{"observed_at":"2026-08-02T20:47:51.706464Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2203.05025","last_updated":"2022-03-09T19:57:14Z","snapshot_observed_at":"2026-08-10T20:10:13.754751Z","submitted_at":"2022-03-09T19:57:14Z","title":"Power-of-Two Quantization for Low Bitwidth and Hardware Compliant Neural Networks","version":1},"cited_work":{"arxiv_id":"2203.05025","doi":"10.48550/arxiv.2203.05025","metadata_source":"arxiv_reference","pith_arxiv_id":"2203.05025","snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Power-of-two quantization for low bitwidth and hardware compliant neural networks","venue":"arXiv (Cornell University)","work_id":"68d76e40-6600-45d6-9f48-d903357ae383","year":2022},"citing_paper":{"arxiv_id":"2604.03345","last_updated":"2026-06-23T08:55:44Z","snapshot_observed_at":"2026-07-13T13:39:35.980242Z","submitted_at":"2026-04-03T10:18:05Z","title":"Hardware-Oriented Inference Complexity of Kolmogorov-Arnold Networks","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-05-13T20:29:26.735003Z"},"links":{"cited_paper":"/paper/2203.05025","citing_paper":"/paper/2604.03345"},"observation_digest":"sha256:4fcbf44e12e740c78964da11f1707305a55e8b259c30df0133ec6628306b8c97","observation_id":"9c0290fa-5ad1-498e-a354-af76bd70cde9","resolution":{"observed_at":"2026-05-13T20:33:16.898978Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2203.05025","last_updated":"2022-03-09T19:57:14Z","snapshot_observed_at":"2026-08-10T20:10:13.754751Z","submitted_at":"2022-03-09T19:57:14Z","title":"Power-of-Two Quantization for Low Bitwidth and Hardware Compliant Neural Networks","version":1},"cited_work":{"arxiv_id":"2203.05025","doi":"10.48550/arxiv.2203.05025","metadata_source":"arxiv_reference","pith_arxiv_id":"2203.05025","snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Power-of-two quantization for low bitwidth and hardware compliant neural networks","venue":"arXiv (Cornell University)","work_id":"68d76e40-6600-45d6-9f48-d903357ae383","year":2022},"citing_paper":{"arxiv_id":"2605.01866","last_updated":"2026-05-03T13:20:53Z","snapshot_observed_at":"2026-07-06T23:15:01.968194Z","submitted_at":"2026-05-03T13:20:53Z","title":"ShiftLIF: Efficient Multi-Level Spiking Neurons with Power-of-Two Quantization","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-05-08T19:16:51.787216Z"},"links":{"cited_paper":"/paper/2203.05025","citing_paper":"/paper/2605.01866"},"observation_digest":"sha256:4a78a56d7bf6b97a02a0763d5d0393c10e69e7cf68517c01f570aec19d0031ab","observation_id":"b7bf0810-8196-4a9d-a50a-692359acfe7b","resolution":{"observed_at":"2026-05-09T05:55:31.955496Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2203.05025","last_updated":"2022-03-09T19:57:14Z","snapshot_observed_at":"2026-08-10T20:10:13.754751Z","submitted_at":"2022-03-09T19:57:14Z","title":"Power-of-Two Quantization for Low Bitwidth and Hardware Compliant Neural Networks","version":1},"cited_work":{"arxiv_id":"2203.05025","doi":"10.48550/arxiv.2203.05025","metadata_source":"arxiv_reference","pith_arxiv_id":"2203.05025","snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Power-of-two quantization for low bitwidth and hardware compliant neural networks","venue":"arXiv (Cornell University)","work_id":"68d76e40-6600-45d6-9f48-d903357ae383","year":2022},"citing_paper":{"arxiv_id":"2605.01935","last_updated":"2026-05-03T15:32:05Z","snapshot_observed_at":"2026-07-06T23:15:07.159340Z","submitted_at":"2026-05-03T15:32:05Z","title":"ViM-Q: Scalable Algorithm-Hardware Co-Design for Vision Mamba Model Inference on FPGA","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-05-08T19:35:49.344473Z"},"links":{"cited_paper":"/paper/2203.05025","citing_paper":"/paper/2605.01935"},"observation_digest":"sha256:173757f2b7f59223e373723de07fb83b3f778388d3a53b0783b60b537e453fec","observation_id":"7f3763ec-79eb-46a7-8bcc-8bf3d49a77cd","resolution":{"observed_at":"2026-05-09T05:45:22.485425Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2203.05025","last_updated":"2022-03-09T19:57:14Z","snapshot_observed_at":"2026-08-10T20:10:13.754751Z","submitted_at":"2022-03-09T19:57:14Z","title":"Power-of-Two Quantization for Low Bitwidth and Hardware Compliant Neural Networks","version":1},"cited_work":{"arxiv_id":"2203.05025","doi":"10.48550/arxiv.2203.05025","metadata_source":"arxiv_reference","pith_arxiv_id":"2203.05025","snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Power-of-two quantization for low bitwidth and hardware compliant neural networks","venue":"arXiv (Cornell University)","work_id":"68d76e40-6600-45d6-9f48-d903357ae383","year":2022},"citing_paper":{"arxiv_id":"2605.06082","last_updated":"2026-05-07T12:03:08Z","snapshot_observed_at":"2026-07-06T23:18:36.537416Z","submitted_at":"2026-05-07T12:03:08Z","title":"PoTAcc: A Pipeline for End-to-End Acceleration of Power-of-Two Quantized DNNs","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-05-08T04:09:11.396993Z"},"links":{"cited_paper":"/paper/2203.05025","citing_paper":"/paper/2605.06082"},"observation_digest":"sha256:ed1fe8274ba575964db3b7652a833b683983d525ae4de2c07afa665e5daee597","observation_id":"476ba736-9b7b-4886-aa4e-6cbbdd36711e","resolution":{"observed_at":"2026-05-11T21:51:17.826453Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2203.05025","last_updated":"2022-03-09T19:57:14Z","snapshot_observed_at":"2026-08-10T20:10:13.754751Z","submitted_at":"2022-03-09T19:57:14Z","title":"Power-of-Two Quantization for Low Bitwidth and Hardware Compliant Neural Networks","version":1},"cited_work":{"arxiv_id":"2203.05025","doi":"10.48550/arxiv.2203.05025","metadata_source":"arxiv_reference","pith_arxiv_id":"2203.05025","snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Power-of-two quantization for low bitwidth and hardware compliant neural networks","venue":"arXiv (Cornell University)","work_id":"68d76e40-6600-45d6-9f48-d903357ae383","year":2022},"citing_paper":{"arxiv_id":"2607.01127","last_updated":"2026-07-01T16:13:03Z","snapshot_observed_at":"2026-08-10T04:33:34.724071Z","submitted_at":"2026-07-01T16:13:03Z","title":"$\\text{Log}_\\text{b}$Quant: Quantizing Language Models in Logarithmic Space","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-07-02T12:35:58.613973Z"},"links":{"cited_paper":"/paper/2203.05025","citing_paper":"/paper/2607.01127"},"observation_digest":"sha256:aa27a42bbe1b5fd2f9be6b890ee9b8e4081cff3d8e62363973cba96cabb20eee","observation_id":"684bbdb5-8870-4384-969d-3c2f6743dfa3","resolution":{"observed_at":"2026-07-02T12:36:55.866065Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2203.05025/citation-record","integrity":"/paper/2203.05025/integrity","json":"/paper/2203.05025/citation-record.json","paper":"/paper/2203.05025"},"outbound":[],"paper":{"arxiv_id":"2203.05025","last_updated":"2022-03-09T19:57:14Z","latest_version":1,"primary_category":"cs.LG","snapshot_observed_at":"2026-08-10T20:10:13.754751Z","submitted_at":"2022-03-09T19:57:14Z","title":"Power-of-Two Quantization for Low Bitwidth and Hardware Compliant Neural Networks"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 10 inbound Pith citation observations for arXiv:2203.05025."}