{"as_of":"2026-08-08T20:58:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:ac86ecc27e0ef971e651624062860eda0e662d011ead509a7b66148280898b4b","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":4,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":4,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-08T06:32:00.761636+00:00","state":"measured"},{"denominator":4,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":4,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-05T15:17:26.624466Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-10T14:40:32.686396Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2312.01022","last_updated":"2024-01-09T12:36:49Z","snapshot_observed_at":"2026-07-06T16:55:57.634861Z","submitted_at":"2023-12-02T04:14:23Z","title":"Advanced Large Language Model (LLM)-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2312.01022","snapshot_observed_at":"2026-08-05T15:17:26.624466Z","title":"Advanced LLM-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.20030","last_updated":"2025-08-27T16:33:51Z","snapshot_observed_at":"2026-08-06T07:49:00.648428Z","submitted_at":"2025-08-27T16:33:51Z","title":"Large Language Models (LLMs) for Electronic Design Automation (EDA)","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-05T15:17:26.624466Z"},"links":{"cited_paper":"/paper/2312.01022","citing_paper":"/paper/2508.20030"},"observation_digest":"sha256:322905b4149fcebeaf3e85ad3cfd696de7e736f49cd4351e71a5e841f859e5de","observation_id":"a593338a-4518-4f66-96ef-62f9f47d3da3","resolution":{"observed_at":"2026-08-05T15:17:26.624466Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2312.01022","last_updated":"2024-01-09T12:36:49Z","snapshot_observed_at":"2026-07-06T16:55:57.634861Z","submitted_at":"2023-12-02T04:14:23Z","title":"Advanced Large Language Model (LLM)-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis","version":2},"cited_work":{"arxiv_id":"2312.01022","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2312.01022","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Advanced Language Model-Driven Verilog Development: En- hancing Power, Performance, and Area Optimization in Code Synthesis","venue":null,"work_id":"5ac1856c-02b0-4ede-9398-487d94e6f73d","year":2023},"citing_paper":{"arxiv_id":"2604.13298","last_updated":"2026-04-14T21:04:48Z","snapshot_observed_at":"2026-08-06T02:47:00.087170Z","submitted_at":"2026-04-14T21:04:48Z","title":"Can Agents Secure Hardware? Evaluating Agentic LLM-Driven Obfuscation for IP Protection","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-05-10T14:39:02.174611Z"},"links":{"cited_paper":"/paper/2312.01022","citing_paper":"/paper/2604.13298"},"observation_digest":"sha256:885b2bc002992b094be1b09e09a5abf31e2434f52d7e499bbf47b503ca3fc9d4","observation_id":"183f9892-97a6-4663-9c86-0327b7ad6f21","resolution":{"observed_at":"2026-05-10T14:40:32.691635Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2312.01022","last_updated":"2024-01-09T12:36:49Z","snapshot_observed_at":"2026-07-06T16:55:57.634861Z","submitted_at":"2023-12-02T04:14:23Z","title":"Advanced Large Language Model (LLM)-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis","version":2},"cited_work":{"arxiv_id":"2312.01022","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2312.01022","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Advanced Language Model-Driven Verilog Development: En- hancing Power, Performance, and Area Optimization in Code Synthesis","venue":null,"work_id":"5ac1856c-02b0-4ede-9398-487d94e6f73d","year":2023},"citing_paper":{"arxiv_id":"2604.14989","last_updated":"2026-04-26T15:34:21Z","snapshot_observed_at":"2026-07-06T23:02:40.364114Z","submitted_at":"2026-04-16T13:18:24Z","title":"Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-05-10T10:48:11.646826Z"},"links":{"cited_paper":"/paper/2312.01022","citing_paper":"/paper/2604.14989"},"observation_digest":"sha256:a8794656d935fe6bc9acb3f1b52c3d4c4bbd5e8d258edb16b32b569a814aff12","observation_id":"9e6b497a-c576-4ce8-a92f-9565a7855b94","resolution":{"observed_at":"2026-05-10T10:49:56.202903Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2312.01022","last_updated":"2024-01-09T12:36:49Z","snapshot_observed_at":"2026-07-06T16:55:57.634861Z","submitted_at":"2023-12-02T04:14:23Z","title":"Advanced Large Language Model (LLM)-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis","version":2},"cited_work":{"arxiv_id":"2312.01022","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2312.01022","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Advanced Language Model-Driven Verilog Development: En- hancing Power, Performance, and Area Optimization in Code Synthesis","venue":null,"work_id":"5ac1856c-02b0-4ede-9398-487d94e6f73d","year":2023},"citing_paper":{"arxiv_id":"2604.18445","last_updated":"2026-04-28T04:59:28Z","snapshot_observed_at":"2026-07-06T23:05:17.639285Z","submitted_at":"2026-04-20T16:02:04Z","title":"AutoPPA: Automated Circuit PPA Optimization via Contrastive Code-based Rule Library Learning","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-05-10T04:37:25.421875Z"},"links":{"cited_paper":"/paper/2312.01022","citing_paper":"/paper/2604.18445"},"observation_digest":"sha256:5c0c2989de5cca6688820e2c6322ab2ba2507ac2dd856a724266d6d9441c675e","observation_id":"bdff3903-0d1e-4a86-bb54-e0c82920617d","resolution":{"observed_at":"2026-05-10T12:10:23.070960Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2312.01022/citation-record","integrity":"/paper/2312.01022/integrity","json":"/paper/2312.01022/citation-record.json","paper":"/paper/2312.01022"},"outbound":[],"paper":{"arxiv_id":"2312.01022","last_updated":"2024-01-09T12:36:49Z","latest_version":2,"primary_category":"cs.LG","snapshot_observed_at":"2026-07-06T16:55:57.634861Z","submitted_at":"2023-12-02T04:14:23Z","title":"Advanced Large Language Model (LLM)-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 4 inbound Pith citation observations for arXiv:2312.01022."}