{"as_of":"2026-08-19T00:27:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:7588e0e1306b0cc32c345b5790aa6649492c5e40403619ee0d8e997413cb1a65","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":31,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":31,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-18T06:34:40.430872+00:00","state":"measured"},{"denominator":31,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":31,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-16T11:50:20.304136Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-03T04:37:37.432531Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-11T18:27:06.377174Z","title":"Betterv: Con- trolled verilog generation with discriminative guidance,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2412.07822","last_updated":"2024-12-10T21:53:55Z","snapshot_observed_at":"2026-08-18T10:36:03.059650Z","submitted_at":"2024-12-10T21:53:55Z","title":"MAGE: A Multi-Agent Engine for Automated RTL Code Generation","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-11T18:27:06.377174Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2412.07822"},"observation_digest":"sha256:ce46fe5266fe990c37ede9e737ab73a466b09949504d073377997ad21e94ea4d","observation_id":"49231135-3cc5-4002-8c1d-bad7f8f87e0d","resolution":{"observed_at":"2026-08-11T18:27:06.377174Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-11T15:27:03.614647Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2412.11014","last_updated":"2025-06-06T01:25:37Z","snapshot_observed_at":"2026-08-17T22:35:33.894349Z","submitted_at":"2024-12-15T01:58:10Z","title":"CoopetitiveV: Leveraging LLM-powered Coopetitive Multi-Agent Prompting for High-quality Verilog Generation","version":2},"reference_index":22,"source":"arxiv_source","source_observed_at":"2026-08-11T15:27:03.614647Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2412.11014"},"observation_digest":"sha256:0562867521eebdf15e9d74b730a4046237a7c7e69ce87f22fa4373aeb7a3a4ee","observation_id":"e18dbb2b-a01f-48cb-b27e-d0f5de4eb517","resolution":{"observed_at":"2026-08-11T15:27:03.614647Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-10T19:49:55.626599Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2501.09655","last_updated":"2025-01-16T16:51:59Z","snapshot_observed_at":"2026-08-17T13:09:52.130334Z","submitted_at":"2025-01-16T16:51:59Z","title":"A Survey of Research in Large Language Models for Electronic Design Automation","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-10T19:49:55.626599Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2501.09655"},"observation_digest":"sha256:22bb959c23cd65ed6fe57334363db56ec6e3371198703b5f11bb80c565043a3b","observation_id":"6b6d237d-41f5-4bc3-9638-2310f67e17ca","resolution":{"observed_at":"2026-08-10T19:49:55.626599Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-10T16:56:24.948769Z","title":"BetterV: Con- trolled verilog generation with discriminative guidance,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2501.12702","last_updated":"2025-01-22T08:18:37Z","snapshot_observed_at":"2026-08-15T04:36:43.824536Z","submitted_at":"2025-01-22T08:18:37Z","title":"Paradigm-Based Automatic HDL Code Generation Using LLMs","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-10T16:56:24.948769Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2501.12702"},"observation_digest":"sha256:fbf7dd34bb460ab7249321b20ddfd1b7ab28acdbc251a26d82f2a18b65924c2a","observation_id":"f1b89990-05e1-436d-8da3-6cd395464b61","resolution":{"observed_at":"2026-08-10T16:56:24.948769Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-16T11:50:20.304136Z","title":"Betterv: Con- trolled verilog generation with discriminative guidance,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2504.14560","last_updated":"2025-05-01T03:06:06Z","snapshot_observed_at":"2026-08-16T11:43:56.979429Z","submitted_at":"2025-04-20T10:16:59Z","title":"ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model","version":3},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-16T11:50:20.304136Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2504.14560"},"observation_digest":"sha256:397d17773df088171b8387a6ba73862ec03110897ad63465708811cdab5e100b","observation_id":"643fc5d6-6ad0-4d12-93e3-619486da120e","resolution":{"observed_at":"2026-08-16T11:50:20.304136Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-16T11:48:57.557071Z","title":"Betterv: Con- trolled verilog generation with discriminative guidance,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2504.14625","last_updated":"2025-05-01T03:43:28Z","snapshot_observed_at":"2026-08-16T21:48:43.470084Z","submitted_at":"2025-04-20T14:05:17Z","title":"Towards Optimal Circuit Generation: Multi-Agent Collaboration Meets Collective Intelligence","version":3},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-16T11:48:57.557071Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2504.14625"},"observation_digest":"sha256:2096309fc34b1924e3d482db2ccf2ef7eeaec3cf1a1e4fcdf99c2a9e06d293e0","observation_id":"da9d11af-4eb0-4526-911b-c9872dcdf62f","resolution":{"observed_at":"2026-08-16T11:48:57.557071Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-16T11:25:20.212717Z","title":"Betterv: Con- trolled verilog generation with discriminative guidance,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2504.15659","last_updated":"2025-08-24T19:32:34Z","snapshot_observed_at":"2026-08-17T20:04:15.047150Z","submitted_at":"2025-04-22T07:32:46Z","title":"VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-16T11:25:20.212717Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2504.15659"},"observation_digest":"sha256:624472c05539cac4b87f3d85d365faa77b1a3ad43407a3816c54c637aa32e5b3","observation_id":"aa7aef0b-4258-4c93-9714-415a2c15c380","resolution":{"observed_at":"2026-08-16T11:25:20.212717Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-16T06:04:29.062153Z","title":"Betterv: Controlled verilog generation with discriminative guidance,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2504.19144","last_updated":"2025-04-27T07:56:49Z","snapshot_observed_at":"2026-08-18T18:36:49.775746Z","submitted_at":"2025-04-27T07:56:49Z","title":"ChiseLLM: Unleashing the Power of Reasoning LLMs for Chisel Agile Hardware Development","version":1},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-16T06:04:29.062153Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2504.19144"},"observation_digest":"sha256:f2875e6e3ea0a1d55be4233948c618284bca93e49d77c33c099799961622ee35","observation_id":"aed11fcb-9c04-4561-a283-a538e0c3d412","resolution":{"observed_at":"2026-08-16T06:04:29.062153Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-15T22:51:43.713325Z","title":"BetterV: Con- trolled Verilog Generation with Discriminative Guidance,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.06096","last_updated":"2025-06-30T19:58:46Z","snapshot_observed_at":"2026-08-18T15:26:36.107626Z","submitted_at":"2025-05-09T14:44:07Z","title":"Free and Fair Hardware: A Pathway to Copyright Infringement-Free Verilog Generation using LLMs","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-15T22:51:43.713325Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2505.06096"},"observation_digest":"sha256:76bd762c5d843258638877a0537a36ee276c291cc0a5be50093f49f30864567f","observation_id":"1fd0b58e-57a0-4f39-8278-e9d937cc789c","resolution":{"observed_at":"2026-08-15T22:51:43.713325Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-15T22:36:25.128493Z","title":"Betterv: Controlled verilog generation with discriminative guidance,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.13479","last_updated":"2025-05-11T00:17:26Z","snapshot_observed_at":"2026-08-18T07:29:24.663338Z","submitted_at":"2025-05-11T00:17:26Z","title":"RTL++: Graph-enhanced LLM for RTL Code Generation","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-15T22:36:25.128493Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2505.13479"},"observation_digest":"sha256:dcc159a248d9ade5fe976011d161e065ddcd514d50e529bb62038cc7cac0cf7d","observation_id":"e6d5a876-ea64-400d-b6e9-b201a5ba5048","resolution":{"observed_at":"2026-08-15T22:36:25.128493Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-15T22:08:54.703572Z","title":"Pei, H.-L","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.17040","last_updated":"2025-05-13T01:00:12Z","snapshot_observed_at":"2026-08-18T23:12:49.435020Z","submitted_at":"2025-05-13T01:00:12Z","title":"Generalizing Large Language Model Usability Across Resource-Constrained","version":1},"reference_index":100,"source":"pdf_text","source_observed_at":"2026-08-15T22:08:54.703572Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2505.17040"},"observation_digest":"sha256:52d70b12094c5b1243bf139380fc6998b6ebbf14fdcce094c0cb566917ec2a19","observation_id":"3589450b-89e9-4cb4-9ac0-52c706be0b1f","resolution":{"observed_at":"2026-08-15T22:08:54.703572Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-07T10:34:04.402809Z","title":"Betterv: Con- trolled verilog generation with discriminative guidance,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.05007","last_updated":"2025-06-05T13:17:50Z","snapshot_observed_at":"2026-08-13T19:04:03.997216Z","submitted_at":"2025-06-05T13:17:50Z","title":"QiMeng: Fully Automated Hardware and Software Design for Processor Chip","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-07T10:34:04.402809Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2506.05007"},"observation_digest":"sha256:b881e0c5eda1cbbf418916061ca4e7b009946690d22ea02b7e2700f30a42ae5e","observation_id":"87bd107b-e229-425b-9246-f51ff3b768b4","resolution":{"observed_at":"2026-08-07T10:34:04.402809Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-07T10:19:00.756053Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.05566","last_updated":"2025-07-15T21:44:21Z","snapshot_observed_at":"2026-08-17T20:03:43.851195Z","submitted_at":"2025-06-05T20:24:58Z","title":"ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-07T10:19:00.756053Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2506.05566"},"observation_digest":"sha256:4c28d1724654912c714e36110bd557de45fad4d4bcab492d104f3514e9908f58","observation_id":"46619f58-befa-47df-8bf0-42e566178bfb","resolution":{"observed_at":"2026-08-07T10:19:00.756053Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-06T20:40:18.323151Z","title":"Betterv: Con- trolled verilog generation with discriminative guidance,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.02226","last_updated":"2025-07-03T01:17:44Z","snapshot_observed_at":"2026-08-13T09:16:25.534543Z","submitted_at":"2025-07-03T01:17:44Z","title":"DecoRTL: A Run-time Decoding Framework for RTL Code Generation with LLMs","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-06T20:40:18.323151Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2507.02226"},"observation_digest":"sha256:4b110c1d5dbdf4de57b547ea541de08072ab656cf48b3d8971ff24e64def3963","observation_id":"050b484b-e20b-4524-8ef6-868334f1cc7c","resolution":{"observed_at":"2026-08-06T20:40:18.323151Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-06T18:54:05.126668Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.13369","last_updated":"2025-07-09T17:06:54Z","snapshot_observed_at":"2026-08-17T07:21:35.772213Z","submitted_at":"2025-07-09T17:06:54Z","title":"VerilogDB: The Largest, Highest-Quality Dataset with a Preprocessing Framework for LLM-based RTL Generation","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-06T18:54:05.126668Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2507.13369"},"observation_digest":"sha256:8ae477b560a4940ccb606f6f23b47fd163458a7dc3697fe182e3db5f652d8876","observation_id":"eae65f8f-a36b-4171-b829-ed307dbfac44","resolution":{"observed_at":"2026-08-06T18:54:05.126668Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-06T15:51:34.440581Z","title":"Betterv: Controlled verilog generation with discriminative guidance,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-14T09:41:16.336800Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.440581Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:9b6cebe425bf97ace8bfdb4068faef4f9d3e3f754b89074ce76910d8a93e127c","observation_id":"cfdde7b4-8bdf-4618-8ba2-d2927251a295","resolution":{"observed_at":"2026-08-06T15:51:34.440581Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-06T15:19:52.329639Z","title":"Betterv: Con- trolled verilog generation with discriminative guidance,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.16200","last_updated":"2025-07-22T03:29:23Z","snapshot_observed_at":"2026-08-17T16:25:09.865664Z","submitted_at":"2025-07-22T03:29:23Z","title":"RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-06T15:19:52.329639Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2507.16200"},"observation_digest":"sha256:c1c548d89d8bf7e9806c9d5a2ee91b8185ce9b72dca6c4c5448efdb044ffabe4","observation_id":"8b535f76-efe3-42bc-9363-9b88b2a1966e","resolution":{"observed_at":"2026-08-06T15:19:52.329639Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-06T04:42:23.009878Z","title":"ArXiv, abs/2402.03375","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.05675","last_updated":"2025-08-05T07:50:55Z","snapshot_observed_at":"2026-08-16T21:48:43.000903Z","submitted_at":"2025-08-05T07:50:55Z","title":"Principle-Guided Verilog Optimization: IP-Safe Knowledge Transfer via Local-Cloud Collaboration","version":1},"reference_index":2024,"source":"pdf_text","source_observed_at":"2026-08-06T04:42:23.009878Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2508.05675"},"observation_digest":"sha256:f49ef77fa7be2d4e0a1419a8d6bc8f04fe6905a5bad0307dd8e2088e379b6708","observation_id":"87d074cb-e1a7-4974-9522-bde272d5f7aa","resolution":{"observed_at":"2026-08-06T04:42:23.009878Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-04T20:43:14.334778Z","title":"Betterv: Con- trolled verilog generation with discriminative guidance,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.08416","last_updated":"2025-09-10T09:00:32Z","snapshot_observed_at":"2026-08-13T19:41:50.631324Z","submitted_at":"2025-09-10T09:00:32Z","title":"AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-04T20:43:14.334778Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2509.08416"},"observation_digest":"sha256:61dba15da89f85dde20b0be1615ca4f22f512620e8383a5ca6576723923977b2","observation_id":"c91e2155-1fd0-4cf1-8d63-646b441bab22","resolution":{"observed_at":"2026-08-04T20:43:14.334778Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":"2402.03375","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-07-03T04:37:37.432531Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":"33eb25ad-2891-4664-b860-adaf04970a71","year":2024},"citing_paper":{"arxiv_id":"2604.14989","last_updated":"2026-04-26T15:34:21Z","snapshot_observed_at":"2026-08-14T09:04:15.925498Z","submitted_at":"2026-04-16T13:18:24Z","title":"Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-05-10T10:48:11.646826Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2604.14989"},"observation_digest":"sha256:e400d83d7659f5362d74719911ff991ec1534c2a660581b174b1570eeeea8d4e","observation_id":"7a287d9c-b024-4552-a041-e6dfe96ba69c","resolution":{"observed_at":"2026-05-10T10:49:56.182189Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":"2402.03375","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-07-03T04:37:37.432531Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":"33eb25ad-2891-4664-b860-adaf04970a71","year":2024},"citing_paper":{"arxiv_id":"2604.15001","last_updated":"2026-04-17T09:58:55Z","snapshot_observed_at":"2026-08-14T16:45:34.478735Z","submitted_at":"2026-04-16T13:26:52Z","title":"COEVO: Co-Evolutionary Framework for Joint Functional Correctness and PPA Optimization in LLM-Based RTL Generation","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-05-10T10:34:03.353104Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2604.15001"},"observation_digest":"sha256:96b195572920e9f58084d3aa4557939bd3b793016cc8ab2ea8ef991c98c6820b","observation_id":"075beb1c-8a85-4417-b6b7-b9a06dde7996","resolution":{"observed_at":"2026-05-10T10:34:28.892384Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":"2402.03375","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-07-03T04:37:37.432531Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":"33eb25ad-2891-4664-b860-adaf04970a71","year":2024},"citing_paper":{"arxiv_id":"2604.18162","last_updated":"2026-04-20T12:25:49Z","snapshot_observed_at":"2026-08-17T20:21:26.196358Z","submitted_at":"2026-04-20T12:25:49Z","title":"VerilogCL: A Contrastive Learning Framework for Robust LLM-Based Verilog Generation","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-05-10T04:04:47.376762Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2604.18162"},"observation_digest":"sha256:202b07ba6fef36b7c04d0a32b432e1742d6d79381d0a4873554a4a582f9e365f","observation_id":"1bc068b8-e86a-454c-a87f-49ee7c942212","resolution":{"observed_at":"2026-05-11T12:11:07.003374Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":"2402.03375","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-07-03T04:37:37.432531Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":"33eb25ad-2891-4664-b860-adaf04970a71","year":2024},"citing_paper":{"arxiv_id":"2604.18445","last_updated":"2026-04-28T04:59:28Z","snapshot_observed_at":"2026-08-12T20:32:54.184537Z","submitted_at":"2026-04-20T16:02:04Z","title":"AutoPPA: Automated Circuit PPA Optimization via Contrastive Code-based Rule Library Learning","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-05-10T04:37:25.421875Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2604.18445"},"observation_digest":"sha256:bab7e4eae1c80a202f984861b94232b5a0cbcd30d75939276eba6f6d59889335","observation_id":"682c4596-b54e-472e-b2ea-bdadadfcd316","resolution":{"observed_at":"2026-05-10T12:10:23.054069Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":"2402.03375","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-07-03T04:37:37.432531Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":"33eb25ad-2891-4664-b860-adaf04970a71","year":2024},"citing_paper":{"arxiv_id":"2605.15537","last_updated":"2026-05-15T02:17:46Z","snapshot_observed_at":"2026-08-15T17:04:05.201143Z","submitted_at":"2026-05-15T02:17:46Z","title":"RTL-BenchMT: Dynamic Maintenance of RTL Generation Benchmark Through Agent-Assisted Analysis and Revision","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-05-19T14:42:16.802186Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2605.15537"},"observation_digest":"sha256:636eb67669014e90af69fb4339e8e8845d2706e23cc033cfd782aca27b9afdcb","observation_id":"62a79e9b-83b8-415a-af8b-0dc47acf4dee","resolution":{"observed_at":"2026-05-19T14:42:37.297711Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":"2402.03375","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-07-03T04:37:37.432531Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":"33eb25ad-2891-4664-b860-adaf04970a71","year":2024},"citing_paper":{"arxiv_id":"2605.26498","last_updated":"2026-05-26T03:21:32Z","snapshot_observed_at":"2026-08-12T20:33:34.461804Z","submitted_at":"2026-05-26T03:21:32Z","title":"Verilog-Evolve: Feedback-Driven and Skill-Evolving Verilog Generation","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-06-29T18:49:52.243940Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2605.26498"},"observation_digest":"sha256:e1f6edb3afa41aa095a9bc48affb0cb36df6ad6977be45692c328eed79aa41ca","observation_id":"6cf08885-a739-4266-b85c-87bbc6c85e8d","resolution":{"observed_at":"2026-06-29T18:53:51.259427Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":"2402.03375","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-07-03T04:37:37.432531Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":"33eb25ad-2891-4664-b860-adaf04970a71","year":2024},"citing_paper":{"arxiv_id":"2606.05253","last_updated":"2026-06-03T14:51:33Z","snapshot_observed_at":"2026-08-16T14:55:09.814269Z","submitted_at":"2026-06-03T14:51:33Z","title":"Alpha-RTL: Test-Time Training for RTL Hardware Optimization","version":1},"reference_index":30,"source":"arxiv_source","source_observed_at":"2026-06-28T07:11:52.187869Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2606.05253"},"observation_digest":"sha256:5b1d50619f9707d3bf4b11ba37ea401db81c1b7533d79483e21dad982ae1c47f","observation_id":"950543c9-8013-4668-aa32-cb9707fd75e9","resolution":{"observed_at":"2026-07-02T07:06:44.134199Z","resolver_source":"arxiv_id","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":"2402.03375","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-07-03T04:37:37.432531Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":"33eb25ad-2891-4664-b860-adaf04970a71","year":2024},"citing_paper":{"arxiv_id":"2606.07925","last_updated":"2026-06-06T01:27:20Z","snapshot_observed_at":"2026-08-07T03:14:29.507853Z","submitted_at":"2026-06-06T01:27:20Z","title":"ROSUM-MCTS: Monte Carlo Tree Search-Inspired HDL Code Summarization with Structural Rewards","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-06-27T20:22:27.538227Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2606.07925"},"observation_digest":"sha256:bcf7ef610b8c8c5cf438013959ff5a11bb112e10c5491e955588f4643efd4bf3","observation_id":"ea71b236-fd20-484f-a3ee-18c03a440349","resolution":{"observed_at":"2026-07-02T20:27:22.716254Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":"2402.03375","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-07-03T04:37:37.432531Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":"33eb25ad-2891-4664-b860-adaf04970a71","year":2024},"citing_paper":{"arxiv_id":"2606.08976","last_updated":"2026-06-08T03:21:33Z","snapshot_observed_at":"2026-08-13T04:48:37.554753Z","submitted_at":"2026-06-08T03:21:33Z","title":"RTL-BenchLS: A Large-Scale Benchmark for RTL Reasoning and Generation with Large Language Models","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-06-27T17:01:24.292776Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2606.08976"},"observation_digest":"sha256:90bac5cdfa049d1a343ab8a35e12749d0ae6e164a9f080a9f71e91a2e1ea434a","observation_id":"d35c0577-c627-468a-b9df-023e9caafe9e","resolution":{"observed_at":"2026-07-03T00:47:30.515700Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":"2402.03375","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-07-03T04:37:37.432531Z","title":"Betterv: Controlled verilog generation with discriminative guidance","venue":null,"work_id":"33eb25ad-2891-4664-b860-adaf04970a71","year":2024},"citing_paper":{"arxiv_id":"2606.10285","last_updated":"2026-06-09T01:17:46Z","snapshot_observed_at":"2026-08-13T14:15:38.631290Z","submitted_at":"2026-06-09T01:17:46Z","title":"OpenRTLSet: A Fully Open-Source Dataset for Large Language Model-based Verilog Module Design","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-06-27T13:44:50.470339Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2606.10285"},"observation_digest":"sha256:e387e343c1950f44bc0686f86ceb53db9640900d7e1057b78c9072a56c5b6383","observation_id":"e2d4e862-ab4d-43d8-b83d-d2c4ad0414c2","resolution":{"observed_at":"2026-07-03T04:37:37.434099Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-02T07:12:17.766837Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.13079","last_updated":"2026-08-17T02:42:14Z","snapshot_observed_at":"2026-08-19T00:22:09.630194Z","submitted_at":"2026-07-12T23:38:38Z","title":"ChipVerilog: A Large-Scale OpenCores-Derived Benchmark for LLM-Based Verilog RTL Generation","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-02T07:12:17.766837Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2607.13079"},"observation_digest":"sha256:fd2c96fc979a9095ffc84d1d13d20d31571fd491390fdb6c43468cf50e574fd0","observation_id":"6d8e2632-eb25-4f50-ae7a-eabd3b59c0e8","resolution":{"observed_at":"2026-08-02T07:12:17.766837Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-15T15:00:06.188073Z","title":"Betterv: Con- trolled verilog generation with discriminative guidance,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2608.02915","last_updated":"2026-08-03T22:07:06Z","snapshot_observed_at":"2026-08-16T21:48:41.930941Z","submitted_at":"2026-08-03T22:07:06Z","title":"LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-15T15:00:06.188073Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2608.02915"},"observation_digest":"sha256:0303d1fd38c28450b5c711882170d7baae8b12744caa0e760038e15ae8619f79","observation_id":"d383c883-34b3-4d23-8193-d02c5677d777","resolution":{"observed_at":"2026-08-15T15:00:06.188073Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2402.03375/citation-record","integrity":"/paper/2402.03375/integrity","json":"/paper/2402.03375/citation-record.json","paper":"/paper/2402.03375"},"outbound":[],"paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","latest_version":3,"primary_category":"cs.AI","snapshot_observed_at":"2026-08-16T21:48:00.089413Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"thesis":"As of 19 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 31 inbound Pith citation observations for arXiv:2402.03375."}