{"as_of":"2026-08-11T01:34:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:68b8109b947fafc2ca627ac5d3bce8492bd4915ca605e4625f0a945fb627cf60","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":2,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":2,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-10T06:31:04.303077+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-09T18:13:53.994463Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-09T10:59:38.772255Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2403.19446","last_updated":"2025-07-02T13:07:57Z","snapshot_observed_at":"2026-07-06T17:52:34.385599Z","submitted_at":"2024-03-28T14:15:50Z","title":"Logic Optimization Meets SAT: A Novel Framework for Circuit-SAT Solving","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2403.19446","snapshot_observed_at":"2026-08-09T18:13:53.994463Z","title":"Eda-driven preprocessing for sat solving","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-09T18:30:08.670680Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:53.994463Z"},"links":{"cited_paper":"/paper/2403.19446","citing_paper":"/paper/2502.01681"},"observation_digest":"sha256:79e14845c8363c5e3505d2b8ce4cb8cb4987bac44a761440c71f890c2965f988","observation_id":"84b8390e-b7d3-4ddc-9b0e-b0c69f76ebf1","resolution":{"observed_at":"2026-08-09T18:13:53.994463Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2403.19446","last_updated":"2025-07-02T13:07:57Z","snapshot_observed_at":"2026-07-06T17:52:34.385599Z","submitted_at":"2024-03-28T14:15:50Z","title":"Logic Optimization Meets SAT: A Novel Framework for Circuit-SAT Solving","version":2},"cited_work":{"arxiv_id":"2403.19446","doi":null,"metadata_source":"pith","pith_arxiv_id":"2403.19446","snapshot_observed_at":"2026-08-09T10:59:38.772255Z","title":"Logic Optimization Meets SAT: A Novel Framework for Circuit-SAT Solving","venue":"cs.LO","work_id":"12685cfa-8174-42c9-a8fa-0f7c2fdcb612","year":2024},"citing_paper":{"arxiv_id":"2502.06816","last_updated":"2025-07-08T03:25:12Z","snapshot_observed_at":"2026-08-09T18:30:07.528409Z","submitted_at":"2025-02-05T02:39:47Z","title":"DeepCell: Self-Supervised Multiview Fusion for Circuit Representation Learning","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-09T10:59:38.177250Z"},"links":{"cited_paper":"/paper/2403.19446","citing_paper":"/paper/2502.06816"},"observation_digest":"sha256:2583cd5b517e24f0cb0e39f7c53bee87de876bdf4eb0f5c6fea6055f7dd50873","observation_id":"e203c5b3-434d-4c70-a561-7cddbadb439a","resolution":{"observed_at":"2026-08-09T10:59:38.777670Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2403.19446/citation-record","integrity":"/paper/2403.19446/integrity","json":"/paper/2403.19446/citation-record.json","paper":"/paper/2403.19446"},"outbound":[],"paper":{"arxiv_id":"2403.19446","last_updated":"2025-07-02T13:07:57Z","latest_version":2,"primary_category":"cs.LO","snapshot_observed_at":"2026-07-06T17:52:34.385599Z","submitted_at":"2024-03-28T14:15:50Z","title":"Logic Optimization Meets SAT: A Novel Framework for Circuit-SAT Solving"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"thesis":"As of 11 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 2 inbound Pith citation observations for arXiv:2403.19446."}