{"as_of":"2026-08-10T07:21:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:f21d45c96e637eb72fd09e938d699bffd882a9acdad75a006b130751c42a3f06","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":2,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":2,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-10T06:31:04.303077+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T22:59:01.279153Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-07T05:33:46.982585Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2404.06535","last_updated":"2024-11-21T19:52:33Z","snapshot_observed_at":"2026-07-06T17:57:56.632041Z","submitted_at":"2024-04-09T18:00:01Z","title":"Learning to rank quantum circuits for hardware-optimized performance enhancement","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2404.06535","snapshot_observed_at":"2026-08-07T22:59:01.279153Z","title":"Learning to rank quantum circuits for hardware-optimized performance en- hancement","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2608.05819","last_updated":"2026-08-06T09:49:30Z","snapshot_observed_at":"2026-08-10T05:46:17.076532Z","submitted_at":"2026-08-06T09:49:30Z","title":"Learning to Rank Tensor Network Contraction Plans for GPU-Accelerated Quantum Circuit Simulation","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T22:59:01.279153Z"},"links":{"cited_paper":"/paper/2404.06535","citing_paper":"/paper/2608.05819"},"observation_digest":"sha256:56cd4d6a69177fee356dfefd358726c60e891f1831a41c4233c86e7f6769eefc","observation_id":"d37ddccf-1c15-485c-a722-58684b52bea3","resolution":{"observed_at":"2026-08-07T22:59:01.279153Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2404.06535","last_updated":"2024-11-21T19:52:33Z","snapshot_observed_at":"2026-07-06T17:57:56.632041Z","submitted_at":"2024-04-09T18:00:01Z","title":"Learning to rank quantum circuits for hardware-optimized performance enhancement","version":2},"cited_work":{"arxiv_id":"2404.06535","doi":null,"metadata_source":"pith","pith_arxiv_id":"2404.06535","snapshot_observed_at":"2026-08-07T05:33:46.982585Z","title":"Learning to rank quantum circuits for hardware-optimized performance enhancement","venue":"quant-ph","work_id":"19985c25-38b3-4d0f-85c9-f94569144a14","year":2024},"citing_paper":{"arxiv_id":"2608.06318","last_updated":"2026-08-06T17:32:22Z","snapshot_observed_at":"2026-08-09T23:13:16.949339Z","submitted_at":"2026-08-06T17:32:22Z","title":"Breaking Memory Bottlenecks in Quantum Control Systems for More Precise Experiments and Higher Throughput Computing","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-07T05:33:41.947874Z"},"links":{"cited_paper":"/paper/2404.06535","citing_paper":"/paper/2608.06318"},"observation_digest":"sha256:3a6ede98cb8084220ab92084eb7b585edd8700ef3c5f57bc4bf369824682d1c7","observation_id":"72dd2d3f-b258-4bd9-a2ce-e0897d08676b","resolution":{"observed_at":"2026-08-07T05:33:47.077428Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2404.06535/citation-record","integrity":"/paper/2404.06535/integrity","json":"/paper/2404.06535/citation-record.json","paper":"/paper/2404.06535"},"outbound":[],"paper":{"arxiv_id":"2404.06535","last_updated":"2024-11-21T19:52:33Z","latest_version":2,"primary_category":"quant-ph","snapshot_observed_at":"2026-07-06T17:57:56.632041Z","submitted_at":"2024-04-09T18:00:01Z","title":"Learning to rank quantum circuits for hardware-optimized performance enhancement"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 2 inbound Pith citation observations for arXiv:2404.06535."}