{"as_of":"2026-08-14T16:57:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:08913e3433d4b461684ff91c559427d7f255872e87700225e362bb89adbb86f0","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":10,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":10,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-14T06:32:32.682623+00:00","state":"measured"},{"denominator":10,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":10,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-12T21:36:11.949534Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-01T14:05:46.824011Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2406.17132","last_updated":"2025-06-21T02:31:53Z","snapshot_observed_at":"2026-08-14T03:05:12.113104Z","submitted_at":"2024-06-24T20:42:40Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2406.17132","snapshot_observed_at":"2026-08-12T21:36:11.949534Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2411.08510","last_updated":"2024-11-13T10:45:19Z","snapshot_observed_at":"2026-08-14T03:05:11.723373Z","submitted_at":"2024-11-13T10:45:19Z","title":"CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-12T21:36:11.949534Z"},"links":{"cited_paper":"/paper/2406.17132","citing_paper":"/paper/2411.08510"},"observation_digest":"sha256:8ed7b8ef1d1f198ac952a89fdb6e9c6fccfae2650024b2e63f5a761a725988da","observation_id":"724a5186-1588-48ae-beb1-61a516e050b9","resolution":{"observed_at":"2026-08-12T21:36:11.949534Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2406.17132","last_updated":"2025-06-21T02:31:53Z","snapshot_observed_at":"2026-08-14T03:05:12.113104Z","submitted_at":"2024-06-24T20:42:40Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2406.17132","snapshot_observed_at":"2026-08-12T15:23:21.436548Z","title":"Llm- aided testbench generation and bug detection for finite-state machines,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2411.14299","last_updated":"2025-03-23T15:39:58Z","snapshot_observed_at":"2026-08-14T05:00:23.490256Z","submitted_at":"2024-11-21T16:50:11Z","title":"Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI","version":5},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-12T15:23:21.436548Z"},"links":{"cited_paper":"/paper/2406.17132","citing_paper":"/paper/2411.14299"},"observation_digest":"sha256:fde635a6e8464eb7f70738d22ea7c5b55a42a266720e90264c47fad142c4efa2","observation_id":"d38eec10-bb21-4cc7-8233-9983ac59a6bc","resolution":{"observed_at":"2026-08-12T15:23:21.436548Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2406.17132","last_updated":"2025-06-21T02:31:53Z","snapshot_observed_at":"2026-08-14T03:05:12.113104Z","submitted_at":"2024-06-24T20:42:40Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2406.17132","snapshot_observed_at":"2026-08-12T12:02:46.909199Z","title":"Llm-aided testbench generation and bug detection for finite-state machines,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2411.17569","last_updated":"2024-12-13T15:36:48Z","snapshot_observed_at":"2026-08-12T21:20:37.004669Z","submitted_at":"2024-11-26T16:31:18Z","title":"RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-12T12:02:46.909199Z"},"links":{"cited_paper":"/paper/2406.17132","citing_paper":"/paper/2411.17569"},"observation_digest":"sha256:5a68a19d896564b50bb25dbd8122e5990514f707807e2fd5d802fdb91645c4bd","observation_id":"2ec34ea9-f22a-4aac-a8a1-554d7437f643","resolution":{"observed_at":"2026-08-12T12:02:46.909199Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2406.17132","last_updated":"2025-06-21T02:31:53Z","snapshot_observed_at":"2026-08-14T03:05:12.113104Z","submitted_at":"2024-06-24T20:42:40Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines","version":2},"cited_work":{"arxiv_id":"2406.17132","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2406.17132","snapshot_observed_at":"2026-07-01T14:05:46.824011Z","title":"LLM-aided testbench generation and bug detection for finite-state machines","venue":null,"work_id":"5fd390e4-0caa-4d2d-bd38-f42157f85520","year":2024},"citing_paper":{"arxiv_id":"2507.04736","last_updated":"2026-04-10T04:48:11Z","snapshot_observed_at":"2026-08-11T17:49:33.931254Z","submitted_at":"2025-07-07T08:08:20Z","title":"ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-05-19T06:48:29.015759Z"},"links":{"cited_paper":"/paper/2406.17132","citing_paper":"/paper/2507.04736"},"observation_digest":"sha256:00dbc1f9b1c31895c076a73cd0849a8fd5bcd327e469190ea7fe869a57ce541f","observation_id":"721305d4-1a1f-4777-8e29-3e099e55de48","resolution":{"observed_at":"2026-05-19T06:52:08.368301Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2406.17132","last_updated":"2025-06-21T02:31:53Z","snapshot_observed_at":"2026-08-14T03:05:12.113104Z","submitted_at":"2024-06-24T20:42:40Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines","version":2},"cited_work":{"arxiv_id":"2406.17132","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2406.17132","snapshot_observed_at":"2026-07-01T14:05:46.824011Z","title":"LLM-aided testbench generation and bug detection for finite-state machines","venue":null,"work_id":"5fd390e4-0caa-4d2d-bd38-f42157f85520","year":2024},"citing_paper":{"arxiv_id":"2605.04704","last_updated":"2026-05-07T07:47:54Z","snapshot_observed_at":"2026-08-14T05:16:51.178076Z","submitted_at":"2026-05-06T09:55:36Z","title":"UVMarvel: an Automated LLM-aided UVM Machine for Subsystem-level RTL Verification","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-05-08T15:36:38.153161Z"},"links":{"cited_paper":"/paper/2406.17132","citing_paper":"/paper/2605.04704"},"observation_digest":"sha256:54e4b7ec75b3f38b8cfd33c9334a95b5e25823145d29410b680e8380e687ddb6","observation_id":"0b11534d-22e5-4a7a-89c3-bca91aa9b440","resolution":{"observed_at":"2026-05-11T18:31:13.621435Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2406.17132","last_updated":"2025-06-21T02:31:53Z","snapshot_observed_at":"2026-08-14T03:05:12.113104Z","submitted_at":"2024-06-24T20:42:40Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines","version":2},"cited_work":{"arxiv_id":"2406.17132","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2406.17132","snapshot_observed_at":"2026-07-01T14:05:46.824011Z","title":"LLM-aided testbench generation and bug detection for finite-state machines","venue":null,"work_id":"5fd390e4-0caa-4d2d-bd38-f42157f85520","year":2024},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-08-12T14:51:37.567872Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-05-12T03:57:51.577486Z"},"links":{"cited_paper":"/paper/2406.17132","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:de2dc7f2c1fdf8710cff9e74117f7dbd694bec6d5771ef43681070492900ad04","observation_id":"ec585513-5a6a-4b36-b927-80f24d2d1875","resolution":{"observed_at":"2026-05-12T06:51:26.508712Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2406.17132","last_updated":"2025-06-21T02:31:53Z","snapshot_observed_at":"2026-08-14T03:05:12.113104Z","submitted_at":"2024-06-24T20:42:40Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines","version":2},"cited_work":{"arxiv_id":"2406.17132","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2406.17132","snapshot_observed_at":"2026-07-01T14:05:46.824011Z","title":"LLM-aided testbench generation and bug detection for finite-state machines","venue":null,"work_id":"5fd390e4-0caa-4d2d-bd38-f42157f85520","year":2024},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-08-12T14:51:37.567872Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-05-14T21:12:08.821202Z"},"links":{"cited_paper":"/paper/2406.17132","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:b9e3bdd5385369fe14038a16d68ed590e80d591a4859f03013e3a0259bab2fe2","observation_id":"935fa800-ff2b-4a4f-9745-3acc16a11eda","resolution":{"observed_at":"2026-05-14T21:12:58.767088Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2406.17132","last_updated":"2025-06-21T02:31:53Z","snapshot_observed_at":"2026-08-14T03:05:12.113104Z","submitted_at":"2024-06-24T20:42:40Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines","version":2},"cited_work":{"arxiv_id":"2406.17132","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2406.17132","snapshot_observed_at":"2026-07-01T14:05:46.824011Z","title":"LLM-aided testbench generation and bug detection for finite-state machines","venue":null,"work_id":"5fd390e4-0caa-4d2d-bd38-f42157f85520","year":2024},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-08-12T14:51:37.567872Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":3},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-05-21T08:58:25.469021Z"},"links":{"cited_paper":"/paper/2406.17132","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:8621fc4738b2272929c0ef2f642fd5c93a3c3278f42557ac4ff8c4ac57285d10","observation_id":"36a05fba-bf8d-420f-be7d-e43811665047","resolution":{"observed_at":"2026-05-21T08:59:55.416926Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2406.17132","last_updated":"2025-06-21T02:31:53Z","snapshot_observed_at":"2026-08-14T03:05:12.113104Z","submitted_at":"2024-06-24T20:42:40Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines","version":2},"cited_work":{"arxiv_id":"2406.17132","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2406.17132","snapshot_observed_at":"2026-07-01T14:05:46.824011Z","title":"LLM-aided testbench generation and bug detection for finite-state machines","venue":null,"work_id":"5fd390e4-0caa-4d2d-bd38-f42157f85520","year":2024},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-08-12T14:51:37.567872Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":4},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-06-30T22:18:09.663488Z"},"links":{"cited_paper":"/paper/2406.17132","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:9ad2ea45a9fa9bc1d5c2d97a080895ee5b0fdcd5f1647f565127e9587121675a","observation_id":"953e7c8b-06c7-4e47-8932-8f75af29d43f","resolution":{"observed_at":"2026-07-01T14:05:46.825382Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2406.17132","last_updated":"2025-06-21T02:31:53Z","snapshot_observed_at":"2026-08-14T03:05:12.113104Z","submitted_at":"2024-06-24T20:42:40Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2406.17132","snapshot_observed_at":"2026-08-06T10:13:18.606997Z","title":"LLM-aided testbench generation and bug detection for finite- state machines,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-13T06:45:18.893372Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:18.606997Z"},"links":{"cited_paper":"/paper/2406.17132","citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:6a4023685c0f5d546e3d5759637ec66e7e888b4f5a2e350306eb1f41b3a40186","observation_id":"4c21de54-efd4-44e0-815b-302a87e7ace9","resolution":{"observed_at":"2026-08-06T10:13:18.606997Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2406.17132/citation-record","integrity":"/paper/2406.17132/integrity","json":"/paper/2406.17132/citation-record.json","paper":"/paper/2406.17132"},"outbound":[],"paper":{"arxiv_id":"2406.17132","last_updated":"2025-06-21T02:31:53Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-14T03:05:12.113104Z","submitted_at":"2024-06-24T20:42:40Z","title":"LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"thesis":"As of 14 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 10 inbound Pith citation observations for arXiv:2406.17132."}