{"as_of":"2026-08-06T19:32:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:a4f714da96bf6055650f4f91ee128081167935dac9180ebc82c9f5f35930f88c","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":1,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-06T06:34:29.942622+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-05-10T07:45:17.043107Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-10T07:47:12.394760Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2407.02079","last_updated":"2024-11-22T14:30:28Z","snapshot_observed_at":"2026-08-06T16:30:15.164670Z","submitted_at":"2024-07-02T09:16:43Z","title":"Theseus: Exploring Efficient Wafer-Scale Chip Design for Large Language Models","version":3},"cited_work":{"arxiv_id":"2407.02079","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.02079","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":null,"venue":null,"work_id":"d68e74d7-817b-455d-a13d-4356159cd6d5","year":2024},"citing_paper":{"arxiv_id":"2604.16007","last_updated":"2026-04-17T12:29:54Z","snapshot_observed_at":"2026-07-06T23:03:26.308324Z","submitted_at":"2026-04-17T12:29:54Z","title":"MemExplorer: Navigating the Heterogeneous Memory Design Space for Agentic Inference NPUs","version":1},"reference_index":65,"source":"pdf_text","source_observed_at":"2026-05-10T07:45:17.043107Z"},"links":{"cited_paper":"/paper/2407.02079","citing_paper":"/paper/2604.16007"},"observation_digest":"sha256:5545f1b4cf677b177330dd62384cea2d2df48de6bf15487ed41801454050db63","observation_id":"e5667931-42a9-436e-880c-d88e351e36d1","resolution":{"observed_at":"2026-05-10T07:47:12.396201Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-06T06:34:29.942622+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2407.02079/citation-record","integrity":"/paper/2407.02079/integrity","json":"/paper/2407.02079/citation-record.json","paper":"/paper/2407.02079"},"outbound":[],"paper":{"arxiv_id":"2407.02079","last_updated":"2024-11-22T14:30:28Z","latest_version":3,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-06T16:30:15.164670Z","submitted_at":"2024-07-02T09:16:43Z","title":"Theseus: Exploring Efficient Wafer-Scale Chip Design for Large Language Models"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-06T06:34:29.942622+00:00","source":"crossref"},{"observed_at":"2026-08-06T06:34:23.284952+00:00","source":"retraction_watch"}],"thesis":"As of 6 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 1 inbound Pith citation observation for arXiv:2407.02079."}