{"as_of":"2026-08-20T05:20:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:5ccb64860a09b619dcdba1dbe4e353ac2ddf681bb2231b6e738e978c1b23c637","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":38,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":38,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-19T06:32:44.657259+00:00","state":"measured"},{"denominator":38,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":38,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-16T11:50:20.321110Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-04T15:09:55.579871Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-12T15:59:15.145225Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2412.04485","last_updated":"2024-11-21T00:37:51Z","snapshot_observed_at":"2026-08-15T22:07:01.105247Z","submitted_at":"2024-11-21T00:37:51Z","title":"EDA-Aware RTL Generation with Large Language Models","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-12T15:59:15.145225Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2412.04485"},"observation_digest":"sha256:92691c98e49e37f509ca4c7f2e24dab855eeb3bc4ddcf126020d46e2631e60ab","observation_id":"b5e7a5e6-a702-46a8-9aff-71c216955778","resolution":{"observed_at":"2026-08-12T15:59:15.145225Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-11T18:27:06.490769Z","title":"Codev: Empowering LLMs for verilog generation through multi-level summarization,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2412.07822","last_updated":"2024-12-10T21:53:55Z","snapshot_observed_at":"2026-08-18T10:36:03.059650Z","submitted_at":"2024-12-10T21:53:55Z","title":"MAGE: A Multi-Agent Engine for Automated RTL Code Generation","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-11T18:27:06.490769Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2412.07822"},"observation_digest":"sha256:64d7e5944682f08272259d804ffc7a0653aa65c2388c406f26ac5015e829297b","observation_id":"9fe13fd3-e20c-4a72-83b7-08f5a104424a","resolution":{"observed_at":"2026-08-11T18:27:06.490769Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-11T15:27:03.686852Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2412.11014","last_updated":"2025-06-06T01:25:37Z","snapshot_observed_at":"2026-08-17T22:35:33.894349Z","submitted_at":"2024-12-15T01:58:10Z","title":"CoopetitiveV: Leveraging LLM-powered Coopetitive Multi-Agent Prompting for High-quality Verilog Generation","version":2},"reference_index":37,"source":"arxiv_source","source_observed_at":"2026-08-11T15:27:03.686852Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2412.11014"},"observation_digest":"sha256:db651ae634dbb78f1e8abd9dae48d7f796ebe203b9ee37af4bd54dbaecfc0dfd","observation_id":"fbdd189e-8ce1-4fd5-b991-cad91e302892","resolution":{"observed_at":"2026-08-11T15:27:03.686852Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-10T16:58:06.922350Z","title":"Zhao et al","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-15T15:01:17.903365Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.922350Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:96ea27ffac679faf295baca9f58daf2d6a85b6e7b8c7a6c94fe7d78053d53e5d","observation_id":"5eab1210-ce69-40b4-9d55-d803e0ff730e","resolution":{"observed_at":"2026-08-10T16:58:06.922350Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-16T11:50:20.321110Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2504.14560","last_updated":"2025-05-01T03:06:06Z","snapshot_observed_at":"2026-08-19T08:35:32.805742Z","submitted_at":"2025-04-20T10:16:59Z","title":"ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model","version":3},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-16T11:50:20.321110Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2504.14560"},"observation_digest":"sha256:b24f936d678d8ccade3d6f2f95aa37cd7f7b69e53875b61d4115b246d2cc70b3","observation_id":"3fbbbfda-276f-4ef0-8e81-d7e34b71a737","resolution":{"observed_at":"2026-08-16T11:50:20.321110Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-16T11:48:57.561073Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2504.14625","last_updated":"2025-05-01T03:43:28Z","snapshot_observed_at":"2026-08-16T21:48:43.470084Z","submitted_at":"2025-04-20T14:05:17Z","title":"Towards Optimal Circuit Generation: Multi-Agent Collaboration Meets Collective Intelligence","version":3},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-16T11:48:57.561073Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2504.14625"},"observation_digest":"sha256:f3ce913ee639d4e2ff7c251941fc82bf33974e8152358a757cee1016f2336c44","observation_id":"41e5fbf4-a662-4324-8cb6-dc373464e236","resolution":{"observed_at":"2026-08-16T11:48:57.561073Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-16T11:22:02.411161Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2504.15804","last_updated":"2025-04-22T11:38:14Z","snapshot_observed_at":"2026-08-18T07:51:54.962995Z","submitted_at":"2025-04-22T11:38:14Z","title":"Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning with Testbench Feedback","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-16T11:22:02.411161Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2504.15804"},"observation_digest":"sha256:7858c32e0c13903d940eff519e7037bdb41f760e35bde295665258d1e311bda8","observation_id":"b0bcd161-aed8-4d82-bb37-6f7587a6a80d","resolution":{"observed_at":"2026-08-16T11:22:02.411161Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-16T05:29:32.674369Z","title":"arXiv preprint arXiv:2407.10424 (2024)","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2504.20653","last_updated":"2026-06-30T07:17:34Z","snapshot_observed_at":"2026-08-16T05:21:22.243406Z","submitted_at":"2025-04-29T11:22:06Z","title":"SysVCoder: An LLM-Driven Framework for Systematic Generation of System-Level Design","version":3},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-16T05:29:32.674369Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2504.20653"},"observation_digest":"sha256:ae6acbaf4ddc74bc46deea790d75376877b7de2c4765f7947a2631b6278c111b","observation_id":"b84e97d2-6764-44b1-9228-228b01f3de66","resolution":{"observed_at":"2026-08-16T05:29:32.674369Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-15T22:51:43.706606Z","title":"CodeV: Empowering LLMs for Verilog Generation through Multi-Level Summarization,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.06096","last_updated":"2025-06-30T19:58:46Z","snapshot_observed_at":"2026-08-18T15:26:36.107626Z","submitted_at":"2025-05-09T14:44:07Z","title":"Free and Fair Hardware: A Pathway to Copyright Infringement-Free Verilog Generation using LLMs","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-15T22:51:43.706606Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2505.06096"},"observation_digest":"sha256:8af266cd8f1c2888a285ecdc9ab9cd8bd667dd2b5ea057f5265da26ce7d670bb","observation_id":"11fccd4a-aa20-4d6e-8ca8-b79bc7e4474e","resolution":{"observed_at":"2026-08-15T22:51:43.706606Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-15T22:36:25.170036Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.13479","last_updated":"2025-05-11T00:17:26Z","snapshot_observed_at":"2026-08-18T07:29:24.663338Z","submitted_at":"2025-05-11T00:17:26Z","title":"RTL++: Graph-enhanced LLM for RTL Code Generation","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-15T22:36:25.170036Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2505.13479"},"observation_digest":"sha256:a96944f47f9c505a8a4b71e812bca0b83afbfc93fb1c6e4c8c6f0258f491a45e","observation_id":"9ed00215-cc97-4008-91b1-f3c84a173b2e","resolution":{"observed_at":"2026-08-15T22:36:25.170036Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-15T22:08:56.165183Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.17040","last_updated":"2025-05-13T01:00:12Z","snapshot_observed_at":"2026-08-20T04:45:28.447223Z","submitted_at":"2025-05-13T01:00:12Z","title":"Generalizing Large Language Model Usability Across Resource-Constrained","version":1},"reference_index":174,"source":"pdf_text","source_observed_at":"2026-08-15T22:08:56.165183Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2505.17040"},"observation_digest":"sha256:732ecf7d50878303601c1798eb1129044a69bc9fa7bc4dba575b7f263f655a0e","observation_id":"03b2f517-8ef1-4471-a8f4-84c3b56e0632","resolution":{"observed_at":"2026-08-15T22:08:56.165183Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-07T10:34:04.440105Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.05007","last_updated":"2025-06-05T13:17:50Z","snapshot_observed_at":"2026-08-13T19:04:03.997216Z","submitted_at":"2025-06-05T13:17:50Z","title":"QiMeng: Fully Automated Hardware and Software Design for Processor Chip","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-07T10:34:04.440105Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2506.05007"},"observation_digest":"sha256:0bf4539a48dd97f481df66011e1ba15cdaf4474106718d45d9e3233de3e0c894","observation_id":"a3241580-6cfb-49c4-bb12-31ae92cd9c3c","resolution":{"observed_at":"2026-08-07T10:34:04.440105Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-07T10:19:01.791486Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.05566","last_updated":"2025-07-15T21:44:21Z","snapshot_observed_at":"2026-08-17T20:03:43.851195Z","submitted_at":"2025-06-05T20:24:58Z","title":"ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-07T10:19:01.791486Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2506.05566"},"observation_digest":"sha256:f7ebec42ed9ff8971a03b37e235bbb989559691f2e71253d9514416029f62c02","observation_id":"9344ee08-656b-4539-badc-d0506c4ad5ec","resolution":{"observed_at":"2026-08-07T10:19:01.791486Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-07T05:43:45.891832Z","title":"Codev: Empowering llms with hdl generation through multi-level summarization,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-17T11:50:15.568098Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:45.891832Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:1a20299c8227fad479929d49eb5dd8f3af07e487b43422dcbe18c5e2005dab2d","observation_id":"520549f3-3cdb-4526-b9ef-f95cbc7af926","resolution":{"observed_at":"2026-08-07T05:43:45.891832Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-07T13:18:33.157835Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.15697","last_updated":"2025-05-28T09:28:39Z","snapshot_observed_at":"2026-08-14T08:12:28.128149Z","submitted_at":"2025-05-28T09:28:39Z","title":"DeepRTL2: A Versatile Model for RTL-Related Tasks","version":1},"reference_index":43,"source":"arxiv_source","source_observed_at":"2026-08-07T13:18:33.157835Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2506.15697"},"observation_digest":"sha256:f440de39be3f9ffd709c1f71d5c28728a1f8b76b18cd40915db959c36c39ae41","observation_id":"c12281d2-3c50-493a-8fe9-498fe59291f2","resolution":{"observed_at":"2026-08-07T13:18:33.157835Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-06T20:40:18.024044Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.02226","last_updated":"2025-07-03T01:17:44Z","snapshot_observed_at":"2026-08-13T09:16:25.534543Z","submitted_at":"2025-07-03T01:17:44Z","title":"DecoRTL: A Run-time Decoding Framework for RTL Code Generation with LLMs","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-06T20:40:18.024044Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2507.02226"},"observation_digest":"sha256:a3721526eab05cddaab004400c8aa77b906e0147658ec472ec960f96c362cf51","observation_id":"b64c55f0-354c-4805-bc63-d4b833adf4a1","resolution":{"observed_at":"2026-08-06T20:40:18.024044Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2507.04736","last_updated":"2026-04-10T04:48:11Z","snapshot_observed_at":"2026-08-19T05:55:10.527761Z","submitted_at":"2025-07-07T08:08:20Z","title":"ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-05-19T06:48:29.015759Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2507.04736"},"observation_digest":"sha256:b6ce64966b543bbcec29117578a2691d91ac37a61b1d644342f0ffd8245ac886","observation_id":"7d5e0224-7642-48d0-933a-ffad530752a2","resolution":{"observed_at":"2026-05-19T06:52:08.299671Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-06T18:54:08.354441Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.13369","last_updated":"2025-07-09T17:06:54Z","snapshot_observed_at":"2026-08-17T07:21:35.772213Z","submitted_at":"2025-07-09T17:06:54Z","title":"VerilogDB: The Largest, Highest-Quality Dataset with a Preprocessing Framework for LLM-based RTL Generation","version":1},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-06T18:54:08.354441Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2507.13369"},"observation_digest":"sha256:b835d4785c419801268dfa8fefa04902be374dc4649b5f5f42bfadda1ba1c145","observation_id":"d8b12cfa-3e10-49b9-8573-2cc9f09ee628","resolution":{"observed_at":"2026-08-06T18:54:08.354441Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2507.15664","last_updated":"2026-05-09T08:41:20Z","snapshot_observed_at":"2026-08-14T02:19:08.007364Z","submitted_at":"2025-07-21T14:25:52Z","title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","version":3},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-05-19T04:10:36.662354Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2507.15664"},"observation_digest":"sha256:3922940e6bbb989b5aee440d7fecfe4ad2cb656474398a990acde910c24ce175","observation_id":"eb763f17-06c6-48d0-b171-5590dbc2d541","resolution":{"observed_at":"2026-05-19T04:12:02.209092Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-06T15:19:52.497138Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.16200","last_updated":"2025-07-22T03:29:23Z","snapshot_observed_at":"2026-08-17T16:25:09.865664Z","submitted_at":"2025-07-22T03:29:23Z","title":"RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-06T15:19:52.497138Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2507.16200"},"observation_digest":"sha256:528d66625a9c4d8adde92d4e1091771be0b17e5ceb8ff0f312cc44c9cb2625ea","observation_id":"892fc982-7977-4821-90dc-29c55e5fc431","resolution":{"observed_at":"2026-08-06T15:19:52.497138Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-05T16:21:02.223190Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.18730","last_updated":"2026-05-29T08:58:24Z","snapshot_observed_at":"2026-08-17T18:46:01.321940Z","submitted_at":"2025-08-26T06:57:46Z","title":"Beyond Tokens: Enhancing RTL Quality Estimation via Structural Graph Learning","version":2},"reference_index":40,"source":"arxiv_source","source_observed_at":"2026-08-05T16:21:02.223190Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2508.18730"},"observation_digest":"sha256:73b6434834094a479f8a3a4583ecf38db4fdc88be72a16799f5aa72427305619","observation_id":"f81ea3dc-cd62-4d29-91e5-6213f4b06e55","resolution":{"observed_at":"2026-08-05T16:21:02.223190Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-05T15:17:26.718735Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2508.20030","last_updated":"2025-08-27T16:33:51Z","snapshot_observed_at":"2026-08-18T02:19:51.495050Z","submitted_at":"2025-08-27T16:33:51Z","title":"Large Language Models (LLMs) for Electronic Design Automation (EDA)","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-05T15:17:26.718735Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2508.20030"},"observation_digest":"sha256:883aac7dc666d6f3b1f43afe2e58b24e880880a72e848a2a1ec9dcd2bf5b43cb","observation_id":"011bea9b-692c-4736-9de7-212f8604c569","resolution":{"observed_at":"2026-08-05T15:17:26.718735Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2512.03053","last_updated":"2026-04-16T21:39:03Z","snapshot_observed_at":"2026-08-20T03:04:57.554958Z","submitted_at":"2025-11-25T00:47:02Z","title":"Mitigating hallucinations and omissions in LLMs for invertible problems: An application to hardware logic design automation","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-05-17T05:24:05.830241Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2512.03053"},"observation_digest":"sha256:4d734479fde397e88c034b047ac2b46a37fd643bd8ea37438ed6dd878e005f44","observation_id":"3b421b10-a84c-46b8-a9d8-30b342218a20","resolution":{"observed_at":"2026-05-17T05:29:05.103851Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2604.14709","last_updated":"2026-05-05T12:56:34Z","snapshot_observed_at":"2026-07-06T23:02:27.141640Z","submitted_at":"2026-04-16T07:19:34Z","title":"HWE-Bench: Benchmarking LLM Agents on Real-World Hardware Bug Repair Tasks","version":3},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-05-10T11:27:11.257817Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2604.14709"},"observation_digest":"sha256:b5f90e94f2d3d46ea0387989618a690784c062f8757be0659af44d48d3fc815b","observation_id":"6c5d4d52-04c6-4add-96de-9499b0f039ca","resolution":{"observed_at":"2026-05-10T11:30:18.921558Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2604.14989","last_updated":"2026-04-26T15:34:21Z","snapshot_observed_at":"2026-08-14T09:04:15.925498Z","submitted_at":"2026-04-16T13:18:24Z","title":"Dr. RTL: Autonomous Agentic RTL Optimization through Tool-Grounded Self-Improvement","version":2},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-05-10T10:48:11.646826Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2604.14989"},"observation_digest":"sha256:9dcff8f57e0257ce3da7e4235a36bb5929c041a8d3f8da2a3f7f0dc2fa339e31","observation_id":"cf86cddd-4bab-443a-b8c8-640df5c947e6","resolution":{"observed_at":"2026-05-10T10:49:56.222769Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2604.19856","last_updated":"2026-04-21T17:20:24Z","snapshot_observed_at":"2026-08-15T12:41:51.664726Z","submitted_at":"2026-04-21T17:20:24Z","title":"ChipCraftBrain: Validation-First RTL Generation via Multi-Agent Orchestration","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-05-10T01:24:08.563327Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2604.19856"},"observation_digest":"sha256:f4fbd4ca4b74c36f4cc80512ccd6e817014d3ecc0160f472b8673642d1b0ffa9","observation_id":"0d6ba6b6-b1c6-4ade-815e-97e6020feda3","resolution":{"observed_at":"2026-05-11T13:36:08.297773Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2605.15537","last_updated":"2026-05-15T02:17:46Z","snapshot_observed_at":"2026-08-15T17:04:05.201143Z","submitted_at":"2026-05-15T02:17:46Z","title":"RTL-BenchMT: Dynamic Maintenance of RTL Generation Benchmark Through Agent-Assisted Analysis and Revision","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-05-19T14:42:16.802186Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2605.15537"},"observation_digest":"sha256:324a46ec2d7141c8f20c2a95550d52cf0769ea569c377026114d4f2857101ded","observation_id":"d6c8ef86-10b7-4913-9dd3-fd0bcf07c3c5","resolution":{"observed_at":"2026-05-19T14:42:37.314756Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2605.25645","last_updated":"2026-06-05T11:34:29Z","snapshot_observed_at":"2026-08-15T22:37:21.318112Z","submitted_at":"2026-05-25T09:51:59Z","title":"Fine-Tuning and Serving Gemma 4 31B on Google Cloud TPU: A Technical Comparison with GPU Baselines","version":3},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-06-29T20:39:22.566208Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2605.25645"},"observation_digest":"sha256:ac3fc2bb9c304e1b480a37550c958a7751a3040ebb4c24f1487a79c013d279c4","observation_id":"b666e4e6-8cdb-42e7-ad85-3229f4631567","resolution":{"observed_at":"2026-06-29T22:44:02.238453Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2605.26498","last_updated":"2026-05-26T03:21:32Z","snapshot_observed_at":"2026-08-12T20:33:34.461804Z","submitted_at":"2026-05-26T03:21:32Z","title":"Verilog-Evolve: Feedback-Driven and Skill-Evolving Verilog Generation","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-06-29T18:49:52.243940Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2605.26498"},"observation_digest":"sha256:9ec42c0c4a717ec0bd5880ab86c5a41224644aadc08f5b94ac17d0fc8eaeea6a","observation_id":"1bd2af05-0bed-4e29-944b-48a62446152f","resolution":{"observed_at":"2026-06-29T18:53:51.292619Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2606.04246","last_updated":"2026-06-02T21:52:48Z","snapshot_observed_at":"2026-08-15T06:49:23.495831Z","submitted_at":"2026-06-02T21:52:48Z","title":"StepPRM-RTL: Stepwise Process-Reward Guided LLM Fine-Tuning for Enhanced RTL Synthesis","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-06-28T09:35:34.571333Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2606.04246"},"observation_digest":"sha256:6e12fbf43760d4eb567fbac682621fb8cfb16721fad1de60ae12c0a2500241ff","observation_id":"a705916c-4410-4083-98f1-8da729de60d1","resolution":{"observed_at":"2026-07-02T03:56:34.644611Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2606.05680","last_updated":"2026-06-04T04:02:51Z","snapshot_observed_at":"2026-08-14T07:49:12.271343Z","submitted_at":"2026-06-04T04:02:51Z","title":"CASS-RTL: Correctness-Aware Subspace Steering for RTL Generation with LLMs","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-06-27T23:06:44.339563Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2606.05680"},"observation_digest":"sha256:0131c6734d843cdf3ec771323dc99562e82445329ad8a6c3c2a1081559aad845","observation_id":"d53de3cd-0c63-4e63-9177-4943b3098bae","resolution":{"observed_at":"2026-07-02T15:57:07.370387Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2606.07925","last_updated":"2026-06-06T01:27:20Z","snapshot_observed_at":"2026-08-07T03:14:29.507853Z","submitted_at":"2026-06-06T01:27:20Z","title":"ROSUM-MCTS: Monte Carlo Tree Search-Inspired HDL Code Summarization with Structural Rewards","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-06-27T20:22:27.538227Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2606.07925"},"observation_digest":"sha256:8cc7e05207dd00e4316b40179b4612df21e6d6244453e835d3d05a25bdcb0855","observation_id":"395356ed-b272-477a-a96b-ff5822e40d56","resolution":{"observed_at":"2026-07-02T20:27:22.726396Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2606.09867","last_updated":"2026-06-01T03:07:31Z","snapshot_observed_at":"2026-08-18T19:44:40.651764Z","submitted_at":"2026-06-01T03:07:31Z","title":"EstRTL: Functional Estimation Guided RTL Code Generation","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-06-28T12:34:05.493526Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2606.09867"},"observation_digest":"sha256:c578122d691aafb945813a676bf2a173ebda6747c3d088e3a2295b27cfd7885b","observation_id":"40800197-a8a7-4c84-a4ba-df4b90c1bf01","resolution":{"observed_at":"2026-07-02T01:06:24.837494Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2606.23759","last_updated":"2026-06-22T09:15:40Z","snapshot_observed_at":"2026-08-16T14:22:09.610291Z","submitted_at":"2026-06-22T09:15:40Z","title":"VeriPilot: An LLM-Powered Verilog Debugging Framework","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-06-26T06:21:00.038218Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2606.23759"},"observation_digest":"sha256:0ca91f6ea6ea392e0761f335f4b12dcb8eb1d996db981d49b29101b10385e0eb","observation_id":"8af5ae9e-cc30-40e6-8807-5f5f0a8d851c","resolution":{"observed_at":"2026-07-04T12:39:49.544465Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2606.27350","last_updated":"2026-07-17T09:01:07Z","snapshot_observed_at":"2026-08-02T10:03:38.525225Z","submitted_at":"2026-06-25T17:55:37Z","title":"CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research","version":1},"reference_index":116,"source":"pdf_text","source_observed_at":"2026-06-26T01:48:58.638094Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2606.27350"},"observation_digest":"sha256:bf75afe3de8ec283cbf719a4947e24f4f15aada91b900a3b14d9454a6ab7445f","observation_id":"1af5f32f-ad87-40bf-8541-5a983a74f0ab","resolution":{"observed_at":"2026-07-04T15:09:55.581949Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":"2407.10424","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-07-04T15:09:55.579871Z","title":"Codev: Empowering llms for verilog generation through multi-level summarization","venue":null,"work_id":"f7da2891-70dc-4cdd-b674-8c838f4d24cb","year":2025},"citing_paper":{"arxiv_id":"2606.27350","last_updated":"2026-07-17T09:01:07Z","snapshot_observed_at":"2026-08-02T10:03:38.525225Z","submitted_at":"2026-06-25T17:55:37Z","title":"CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research","version":2},"reference_index":117,"source":"pdf_text","source_observed_at":"2026-06-30T10:15:10.471751Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2606.27350"},"observation_digest":"sha256:46c90569c170eca701aeab81e09a8244f9c6fee75d04df7096122811ab24c25a","observation_id":"8db45597-cc1a-4865-8dd6-e2800e16bf3b","resolution":{"observed_at":"2026-06-30T12:44:39.762438Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-02T10:03:40.527135Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2606.27350","last_updated":"2026-07-17T09:01:07Z","snapshot_observed_at":"2026-08-02T10:03:38.525225Z","submitted_at":"2026-06-25T17:55:37Z","title":"CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research","version":3},"reference_index":112,"source":"pdf_text","source_observed_at":"2026-08-02T10:03:40.527135Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2606.27350"},"observation_digest":"sha256:ac8972182fe9f1912f2dbf2e33c1fce18d44e7f2ce3a5fc7904589796ffcbff8","observation_id":"073632ca-d4c3-4310-891f-7401bfc85ec8","resolution":{"observed_at":"2026-08-02T10:03:40.527135Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-03T10:08:39.950560Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.29283","last_updated":"2026-07-31T10:55:01Z","snapshot_observed_at":"2026-08-05T23:13:10.451573Z","submitted_at":"2026-07-31T10:55:01Z","title":"RTLCurator: Label-Efficient Data Curation for RTL Generation","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-03T10:08:39.950560Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2607.29283"},"observation_digest":"sha256:4cf8b7436ee4492313bb34c020709585c001ada7a3fd38c9882e409ec1581f7f","observation_id":"1c890de6-b127-4db1-8764-e36269405178","resolution":{"observed_at":"2026-08-03T10:08:39.950560Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2407.10424/citation-record","integrity":"/paper/2407.10424/integrity","json":"/paper/2407.10424/citation-record.json","paper":"/paper/2407.10424"},"outbound":[],"paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","latest_version":5,"primary_category":"cs.PL","snapshot_observed_at":"2026-08-16T13:34:17.701991Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"thesis":"As of 20 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 38 inbound Pith citation observations for arXiv:2407.10424."}