{"as_of":"2026-08-08T22:52:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:2cba0dfbc31d7ed1a4ab6f89a0001f3cf8cfd756e53bb9d383724641e5360e46","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":14,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":14,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-08T06:32:00.761636+00:00","state":"measured"},{"denominator":14,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":14,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T10:45:07.073518Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-04T12:39:49.548439Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2409.12993","last_updated":"2025-02-06T21:39:27Z","snapshot_observed_at":"2026-08-06T09:50:18.968063Z","submitted_at":"2024-09-19T12:15:55Z","title":"CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.12993","snapshot_observed_at":"2026-08-07T10:45:07.073518Z","title":"Craftrtl: High-quality synthetic data generation for verilog code models with correct-by- construction non-textual representations and targeted code repair,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-08T04:16:00.012369Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.073518Z"},"links":{"cited_paper":"/paper/2409.12993","citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:3e07fe91cf4f3ae901b8164271a922f0d86df910f2b7ab3f005eb25c83ecb5c9","observation_id":"1fc6efa9-c991-4468-8e0a-5fb11c1f3688","resolution":{"observed_at":"2026-08-07T10:45:07.073518Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2409.12993","last_updated":"2025-02-06T21:39:27Z","snapshot_observed_at":"2026-08-06T09:50:18.968063Z","submitted_at":"2024-09-19T12:15:55Z","title":"CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.12993","snapshot_observed_at":"2026-08-07T10:34:04.408164Z","title":"Craftrtl: High-quality synthetic data generation for verilog code models with correct-by- construction non-textual representations and targeted code repair,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.05007","last_updated":"2025-06-05T13:17:50Z","snapshot_observed_at":"2026-08-07T10:26:04.432370Z","submitted_at":"2025-06-05T13:17:50Z","title":"QiMeng: Fully Automated Hardware and Software Design for Processor Chip","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-07T10:34:04.408164Z"},"links":{"cited_paper":"/paper/2409.12993","citing_paper":"/paper/2506.05007"},"observation_digest":"sha256:12547f7d4f6824120b5647f17698a648b334d2237f466faedab32ce0bd9ebccd","observation_id":"33e4f370-1d2e-4f73-9dcf-08f4524825a5","resolution":{"observed_at":"2026-08-07T10:34:04.408164Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2409.12993","last_updated":"2025-02-06T21:39:27Z","snapshot_observed_at":"2026-08-06T09:50:18.968063Z","submitted_at":"2024-09-19T12:15:55Z","title":"CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.12993","snapshot_observed_at":"2026-08-07T10:18:59.351726Z","title":"Craftrtl: High-quality synthetic data generation for verilog code models with correct-by-construction non-textual representations and targeted code repair","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.05566","last_updated":"2025-07-15T21:44:21Z","snapshot_observed_at":"2026-08-08T01:05:35.040171Z","submitted_at":"2025-06-05T20:24:58Z","title":"ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-07T10:18:59.351726Z"},"links":{"cited_paper":"/paper/2409.12993","citing_paper":"/paper/2506.05566"},"observation_digest":"sha256:8aaa4bfaed9ad3ef2365e0efe8890b49c13da370ba4e4eedc21143fb714cfb69","observation_id":"ae946843-c748-4368-8668-7a43df3ceda5","resolution":{"observed_at":"2026-08-07T10:18:59.351726Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2409.12993","last_updated":"2025-02-06T21:39:27Z","snapshot_observed_at":"2026-08-06T09:50:18.968063Z","submitted_at":"2024-09-19T12:15:55Z","title":"CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.12993","snapshot_observed_at":"2026-08-07T00:31:00.486398Z","title":"Craftrtl: High-quality synthetic data generation for verilog code models with correct-by- construction non-textual representations and targeted code repair,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.13905","last_updated":"2025-09-08T18:17:46Z","snapshot_observed_at":"2026-08-07T17:09:46.132647Z","submitted_at":"2025-06-16T18:33:25Z","title":"Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T00:31:00.486398Z"},"links":{"cited_paper":"/paper/2409.12993","citing_paper":"/paper/2506.13905"},"observation_digest":"sha256:4f7d1ccf660d5cbd18e1287ca7832795cec5af8bb4358127c45a13b558f7057d","observation_id":"d9376281-9a54-4627-acda-4289cfff38d4","resolution":{"observed_at":"2026-08-07T00:31:00.486398Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2409.12993","last_updated":"2025-02-06T21:39:27Z","snapshot_observed_at":"2026-08-06T09:50:18.968063Z","submitted_at":"2024-09-19T12:15:55Z","title":"CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.12993","snapshot_observed_at":"2026-08-06T20:40:17.834521Z","title":"Craftrtl: High-quality synthetic data generation for verilog code models with correct-by- construction non-textual representations and targeted code repair,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.02226","last_updated":"2025-07-03T01:17:44Z","snapshot_observed_at":"2026-08-06T20:31:57.968196Z","submitted_at":"2025-07-03T01:17:44Z","title":"DecoRTL: A Run-time Decoding Framework for RTL Code Generation with LLMs","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-06T20:40:17.834521Z"},"links":{"cited_paper":"/paper/2409.12993","citing_paper":"/paper/2507.02226"},"observation_digest":"sha256:c0cb9a1529360c8e442fec91c1ed5092c4613e023ae289bd7df3dd957abc49e4","observation_id":"4610b089-b8fe-4eb5-854b-ea3993bbdfb6","resolution":{"observed_at":"2026-08-06T20:40:17.834521Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2409.12993","last_updated":"2025-02-06T21:39:27Z","snapshot_observed_at":"2026-08-06T09:50:18.968063Z","submitted_at":"2024-09-19T12:15:55Z","title":"CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair","version":2},"cited_work":{"arxiv_id":"2409.12993","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2409.12993","snapshot_observed_at":"2026-07-04T12:39:49.548439Z","title":"Craftrtl: High-quality synthetic data generation for verilog code models with correct-by- construction non-textual representations and targeted code repair","venue":null,"work_id":"815353e5-d928-40a8-925e-0eabcf787dae","year":2024},"citing_paper":{"arxiv_id":"2507.04736","last_updated":"2026-04-10T04:48:11Z","snapshot_observed_at":"2026-08-02T06:48:38.838100Z","submitted_at":"2025-07-07T08:08:20Z","title":"ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-05-19T06:48:29.015759Z"},"links":{"cited_paper":"/paper/2409.12993","citing_paper":"/paper/2507.04736"},"observation_digest":"sha256:788a36654d66fae0c6da8f033a98b1817830e10a872ebfa5ac31ac7200c74ced","observation_id":"05fd4c34-5c1c-42b9-9967-53ac7437e132","resolution":{"observed_at":"2026-05-19T06:52:08.321202Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2409.12993","last_updated":"2025-02-06T21:39:27Z","snapshot_observed_at":"2026-08-06T09:50:18.968063Z","submitted_at":"2024-09-19T12:15:55Z","title":"CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.12993","snapshot_observed_at":"2026-08-06T18:54:04.068314Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.13369","last_updated":"2025-07-09T17:06:54Z","snapshot_observed_at":"2026-08-08T10:58:07.113782Z","submitted_at":"2025-07-09T17:06:54Z","title":"VerilogDB: The Largest, Highest-Quality Dataset with a Preprocessing Framework for LLM-based RTL Generation","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-06T18:54:04.068314Z"},"links":{"cited_paper":"/paper/2409.12993","citing_paper":"/paper/2507.13369"},"observation_digest":"sha256:48c886ac367e6d0e2a2056b214f4d714a8a3b6513dc15cab5a11a6f2173fd1dc","observation_id":"b84b810b-0b11-4318-a365-c6fdd17a71a5","resolution":{"observed_at":"2026-08-06T18:54:04.068314Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2409.12993","last_updated":"2025-02-06T21:39:27Z","snapshot_observed_at":"2026-08-06T09:50:18.968063Z","submitted_at":"2024-09-19T12:15:55Z","title":"CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.12993","snapshot_observed_at":"2026-08-06T15:19:52.696047Z","title":"Craftrtl: High-quality synthetic data generation for verilog code models with correct-by- construction non-textual representations and targeted code repair,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.16200","last_updated":"2025-07-22T03:29:23Z","snapshot_observed_at":"2026-08-06T15:13:16.621566Z","submitted_at":"2025-07-22T03:29:23Z","title":"RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-06T15:19:52.696047Z"},"links":{"cited_paper":"/paper/2409.12993","citing_paper":"/paper/2507.16200"},"observation_digest":"sha256:5362756dd40cd56d4aba399c94a79c1ab1debfbc6b0d2caa800eeb5442f520ea","observation_id":"fbc4af32-f4e2-4353-91f4-2aab8d6f620a","resolution":{"observed_at":"2026-08-06T15:19:52.696047Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2409.12993","last_updated":"2025-02-06T21:39:27Z","snapshot_observed_at":"2026-08-06T09:50:18.968063Z","submitted_at":"2024-09-19T12:15:55Z","title":"CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.12993","snapshot_observed_at":"2026-08-05T16:28:23.394069Z","title":"Liu, Y.-D","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":19,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:23.394069Z"},"links":{"cited_paper":"/paper/2409.12993","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:a9ecdab24cde68cc8b2ee4b16cee891f7a36d1f182328ef5f480cd3ef916f835","observation_id":"f81278ce-87d3-4e72-8deb-4cc18a8bb516","resolution":{"observed_at":"2026-08-05T16:28:23.394069Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2409.12993","last_updated":"2025-02-06T21:39:27Z","snapshot_observed_at":"2026-08-06T09:50:18.968063Z","submitted_at":"2024-09-19T12:15:55Z","title":"CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair","version":2},"cited_work":{"arxiv_id":"2409.12993","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2409.12993","snapshot_observed_at":"2026-07-04T12:39:49.548439Z","title":"Craftrtl: High-quality synthetic data generation for verilog code models with correct-by- construction non-textual representations and targeted code repair","venue":null,"work_id":"815353e5-d928-40a8-925e-0eabcf787dae","year":2024},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-08-07T05:35:00.867002Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"cited_paper":"/paper/2409.12993","citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:6dec2f18508d1b491ed5bfccfc5cd61a7ef4ea3ea287382d7c5fb4cc4c4fa37d","observation_id":"a6affd56-9c68-43d1-880f-f2ab95791147","resolution":{"observed_at":"2026-05-11T21:31:14.713384Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2409.12993","last_updated":"2025-02-06T21:39:27Z","snapshot_observed_at":"2026-08-06T09:50:18.968063Z","submitted_at":"2024-09-19T12:15:55Z","title":"CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair","version":2},"cited_work":{"arxiv_id":"2409.12993","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2409.12993","snapshot_observed_at":"2026-07-04T12:39:49.548439Z","title":"Craftrtl: High-quality synthetic data generation for verilog code models with correct-by- construction non-textual representations and targeted code repair","venue":null,"work_id":"815353e5-d928-40a8-925e-0eabcf787dae","year":2024},"citing_paper":{"arxiv_id":"2606.05680","last_updated":"2026-06-04T04:02:51Z","snapshot_observed_at":"2026-08-02T16:31:21.190227Z","submitted_at":"2026-06-04T04:02:51Z","title":"CASS-RTL: Correctness-Aware Subspace Steering for RTL Generation with LLMs","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-06-27T23:06:44.339563Z"},"links":{"cited_paper":"/paper/2409.12993","citing_paper":"/paper/2606.05680"},"observation_digest":"sha256:b06f98e8ef3d3993672b3513fa9657881a6573533ce0e37b8d44b8f9a7018a1c","observation_id":"db636adc-fab3-4a6b-95a7-7ccd531b096c","resolution":{"observed_at":"2026-07-02T15:57:07.376172Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2409.12993","last_updated":"2025-02-06T21:39:27Z","snapshot_observed_at":"2026-08-06T09:50:18.968063Z","submitted_at":"2024-09-19T12:15:55Z","title":"CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair","version":2},"cited_work":{"arxiv_id":"2409.12993","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2409.12993","snapshot_observed_at":"2026-07-04T12:39:49.548439Z","title":"Craftrtl: High-quality synthetic data generation for verilog code models with correct-by- construction non-textual representations and targeted code repair","venue":null,"work_id":"815353e5-d928-40a8-925e-0eabcf787dae","year":2024},"citing_paper":{"arxiv_id":"2606.23759","last_updated":"2026-06-22T09:15:40Z","snapshot_observed_at":"2026-08-06T09:50:16.621913Z","submitted_at":"2026-06-22T09:15:40Z","title":"VeriPilot: An LLM-Powered Verilog Debugging Framework","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-06-26T06:21:00.038218Z"},"links":{"cited_paper":"/paper/2409.12993","citing_paper":"/paper/2606.23759"},"observation_digest":"sha256:91b8b096f00d2c3fd3b3d4f2aa90ea6d0aee56c59d6cd07ddc82219814a7fac3","observation_id":"a280b3e7-f921-46b9-a9c0-aea7416e25cf","resolution":{"observed_at":"2026-07-04T12:39:49.550229Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2409.12993","last_updated":"2025-02-06T21:39:27Z","snapshot_observed_at":"2026-08-06T09:50:18.968063Z","submitted_at":"2024-09-19T12:15:55Z","title":"CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair","version":2},"cited_work":{"arxiv_id":"2409.12993","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2409.12993","snapshot_observed_at":"2026-07-04T12:39:49.548439Z","title":"Craftrtl: High-quality synthetic data generation for verilog code models with correct-by- construction non-textual representations and targeted code repair","venue":null,"work_id":"815353e5-d928-40a8-925e-0eabcf787dae","year":2024},"citing_paper":{"arxiv_id":"2606.28279","last_updated":"2026-06-26T17:21:06Z","snapshot_observed_at":"2026-08-06T17:12:53.583746Z","submitted_at":"2026-06-26T17:21:06Z","title":"Agentic Hardware Design as Repository-Level Code Evolution","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-06-29T01:49:07.838897Z"},"links":{"cited_paper":"/paper/2409.12993","citing_paper":"/paper/2606.28279"},"observation_digest":"sha256:439ae4e487115087945cbd13429b4c883b428df7442545a5b7d750af72e338e2","observation_id":"87a06668-fc18-4806-8031-4db927c82bb4","resolution":{"observed_at":"2026-07-01T18:45:58.303456Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2409.12993","last_updated":"2025-02-06T21:39:27Z","snapshot_observed_at":"2026-08-06T09:50:18.968063Z","submitted_at":"2024-09-19T12:15:55Z","title":"CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.12993","snapshot_observed_at":"2026-08-01T15:14:10.263615Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-08T13:47:14.011877Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:10.263615Z"},"links":{"cited_paper":"/paper/2409.12993","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:d5f96115aad9969ba33bc04bf0e18bb492edacc3a7eedb67d7e65b99314b82d0","observation_id":"f7bda274-0105-40af-9963-f906113e0188","resolution":{"observed_at":"2026-08-01T15:14:10.263615Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2409.12993/citation-record","integrity":"/paper/2409.12993/integrity","json":"/paper/2409.12993/citation-record.json","paper":"/paper/2409.12993"},"outbound":[],"paper":{"arxiv_id":"2409.12993","last_updated":"2025-02-06T21:39:27Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-06T09:50:18.968063Z","submitted_at":"2024-09-19T12:15:55Z","title":"CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 14 inbound Pith citation observations for arXiv:2409.12993."}