{"as_of":"2026-08-09T16:42:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:ef5423e363ba32798739c3cd451fe82be8dcc997a3a54b7b3fafae4718ac4db4","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":4,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":4,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":4,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":4,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T13:20:53.884829Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-22T18:01:54.477611Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2409.15186","last_updated":"2024-09-29T07:35:24Z","snapshot_observed_at":"2026-07-06T19:20:32.349889Z","submitted_at":"2024-09-23T16:38:53Z","title":"Location is Key: Leveraging Large Language Model for Functional Bug Localization in Verilog","version":2},"cited_work":{"arxiv_id":"2409.15186","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2409.15186","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Location is key: Leveraging large language model for functional bug localization in verilog","venue":null,"work_id":"8517beaf-e650-4b80-8ab9-ec1e316ec744","year":2024},"citing_paper":{"arxiv_id":"2504.19959","last_updated":"2026-04-07T03:41:33Z","snapshot_observed_at":"2026-07-06T21:15:54.445465Z","submitted_at":"2025-04-28T16:33:08Z","title":"From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification","version":4},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-05-22T17:58:45.319714Z"},"links":{"cited_paper":"/paper/2409.15186","citing_paper":"/paper/2504.19959"},"observation_digest":"sha256:e499ec28d820086f40b6618c98b621d0774fec4cae658c2697d4dd81c2f7de53","observation_id":"6d52afbf-bd06-44e6-acb6-0dda80b6d223","resolution":{"observed_at":"2026-05-22T18:01:54.479547Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2409.15186","last_updated":"2024-09-29T07:35:24Z","snapshot_observed_at":"2026-07-06T19:20:32.349889Z","submitted_at":"2024-09-23T16:38:53Z","title":"Location is Key: Leveraging Large Language Model for Functional Bug Localization in Verilog","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.15186","snapshot_observed_at":"2026-08-07T13:20:53.884829Z","title":"Location is key: Leveraging large language model for functional bug localization in verilog","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:53.884829Z"},"links":{"cited_paper":"/paper/2409.15186","citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:65fd57d88b0ad3a9e6fff68e4a88af85ea9088944dbb96355708d8f8d0b97096","observation_id":"1f49d08a-d38e-4467-93f8-316aca9d1af9","resolution":{"observed_at":"2026-08-07T13:20:53.884829Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2409.15186","last_updated":"2024-09-29T07:35:24Z","snapshot_observed_at":"2026-07-06T19:20:32.349889Z","submitted_at":"2024-09-23T16:38:53Z","title":"Location is Key: Leveraging Large Language Model for Functional Bug Localization in Verilog","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.15186","snapshot_observed_at":"2026-08-06T23:21:48.954897Z","title":"Location is key: Leveraging large language model for functional bug localization in verilog,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.18424","last_updated":"2025-06-23T09:03:58Z","snapshot_observed_at":"2026-08-09T10:36:00.397343Z","submitted_at":"2025-06-23T09:03:58Z","title":"A Large Language Model-based Multi-Agent Framework for Analog Circuits' Sizing Relationships Extraction","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-06T23:21:48.954897Z"},"links":{"cited_paper":"/paper/2409.15186","citing_paper":"/paper/2506.18424"},"observation_digest":"sha256:31edf4fd786320fb2e2629d984f05854fc2ea29a097af60087be80eaa88230c5","observation_id":"95ff580c-99d8-405c-8806-5ad9567d647e","resolution":{"observed_at":"2026-08-06T23:21:48.954897Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2409.15186","last_updated":"2024-09-29T07:35:24Z","snapshot_observed_at":"2026-07-06T19:20:32.349889Z","submitted_at":"2024-09-23T16:38:53Z","title":"Location is Key: Leveraging Large Language Model for Functional Bug Localization in Verilog","version":2},"cited_work":{"arxiv_id":"2409.15186","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2409.15186","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Location is key: Leveraging large language model for functional bug localization in verilog","venue":null,"work_id":"8517beaf-e650-4b80-8ab9-ec1e316ec744","year":2024},"citing_paper":{"arxiv_id":"2604.14237","last_updated":"2026-04-15T00:19:07Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2026-04-15T00:19:07Z","title":"TOPCELL: Topology Optimization of Standard Cell via LLMs","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-05-10T14:13:21.481045Z"},"links":{"cited_paper":"/paper/2409.15186","citing_paper":"/paper/2604.14237"},"observation_digest":"sha256:5337295799f9b556194ef39673a65852a5b121c1f62e4e5a3e0c152093b957ed","observation_id":"8c0fa845-f24b-40c6-aa38-4ffa093c094f","resolution":{"observed_at":"2026-05-10T14:15:29.352999Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2409.15186/citation-record","integrity":"/paper/2409.15186/integrity","json":"/paper/2409.15186/citation-record.json","paper":"/paper/2409.15186"},"outbound":[],"paper":{"arxiv_id":"2409.15186","last_updated":"2024-09-29T07:35:24Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-07-06T19:20:32.349889Z","submitted_at":"2024-09-23T16:38:53Z","title":"Location is Key: Leveraging Large Language Model for Functional Bug Localization in Verilog"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 4 inbound Pith citation observations for arXiv:2409.15186."}