{"as_of":"2026-08-12T18:02:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:936c32589a67cea896a5fa9e5cac6481a5292023425cc18163531ff64113a1dc","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":9,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":9,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-12T06:34:41.77262+00:00","state":"measured"},{"denominator":9,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":9,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-10T16:58:06.861949Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":1,"source":"arxiv_reference","source_observed_at":"2026-08-05T02:28:24.338817Z","state":"measured"}],"external_citation_measurements":[{"count":1,"observed_at":"2026-08-05T02:28:24.338817Z","source":"arxiv_reference"}],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2410.18582","last_updated":"2024-10-24T09:35:21Z","snapshot_observed_at":"2026-08-12T14:50:24.375559Z","submitted_at":"2024-10-24T09:35:21Z","title":"LLM-Aided Efficient Hardware Design Automation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2410.18582","snapshot_observed_at":"2026-08-10T16:58:06.861949Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.861949Z"},"links":{"cited_paper":"/paper/2410.18582","citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:85d382adeaa9c32405596674bd1c80d79445778617077df8bad422840dbc83a8","observation_id":"7e9da787-bbc1-4f5f-adb2-f6460e9d9bb6","resolution":{"observed_at":"2026-08-10T16:58:06.861949Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2410.18582","last_updated":"2024-10-24T09:35:21Z","snapshot_observed_at":"2026-08-12T14:50:24.375559Z","submitted_at":"2024-10-24T09:35:21Z","title":"LLM-Aided Efficient Hardware Design Automation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2410.18582","snapshot_observed_at":"2026-08-06T14:49:56.560376Z","title":"Llm-aided efficient hardware design automation,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-12T15:03:42.068720Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.560376Z"},"links":{"cited_paper":"/paper/2410.18582","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:39908ae25b60a2ff28ed8a8630c9bb5e1fa7c58f096e5eb6efdf1a501ff9c08d","observation_id":"189081b5-576b-49bb-8818-901e7df32c96","resolution":{"observed_at":"2026-08-06T14:49:56.560376Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2410.18582","last_updated":"2024-10-24T09:35:21Z","snapshot_observed_at":"2026-08-12T14:50:24.375559Z","submitted_at":"2024-10-24T09:35:21Z","title":"LLM-Aided Efficient Hardware Design Automation","version":1},"cited_work":{"arxiv_id":"2410.18582","doi":"10.48550/arxiv.2410.18582","metadata_source":"arxiv_reference","pith_arxiv_id":"2410.18582","snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Llm-aided efficient hardware design automation","venue":"arXiv (Cornell University)","work_id":"1845e838-f11f-453c-95fd-2c43ee462179","year":2024},"citing_paper":{"arxiv_id":"2508.15411","last_updated":"2026-04-22T08:47:14Z","snapshot_observed_at":"2026-08-11T07:59:50.869312Z","submitted_at":"2025-08-21T10:05:18Z","title":"Foundational Design Principles and Patterns for Building Robust and Adaptive GenAI-Native Systems","version":3},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-05-18T22:11:00.992743Z"},"links":{"cited_paper":"/paper/2410.18582","citing_paper":"/paper/2508.15411"},"observation_digest":"sha256:b51672bdd0a8569e63bb959db80fe9f243632b7b99d6fc4c41c20a7310287438","observation_id":"17355918-b156-4716-a596-8f4725a7ce0c","resolution":{"observed_at":"2026-05-18T22:11:52.609665Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2410.18582","last_updated":"2024-10-24T09:35:21Z","snapshot_observed_at":"2026-08-12T14:50:24.375559Z","submitted_at":"2024-10-24T09:35:21Z","title":"LLM-Aided Efficient Hardware Design Automation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2410.18582","snapshot_observed_at":"2026-08-05T15:17:26.433569Z","title":"LLM-Aided Efficient Hardware Design Automation,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2508.20030","last_updated":"2025-08-27T16:33:51Z","snapshot_observed_at":"2026-08-06T07:49:00.648428Z","submitted_at":"2025-08-27T16:33:51Z","title":"Large Language Models (LLMs) for Electronic Design Automation (EDA)","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-05T15:17:26.433569Z"},"links":{"cited_paper":"/paper/2410.18582","citing_paper":"/paper/2508.20030"},"observation_digest":"sha256:f0ad78a2594161c61232e93597e2ce4878006f392533fba0fc8180a6fc282350","observation_id":"db8c42d3-45c7-490f-8ad5-cf0c8f555ad0","resolution":{"observed_at":"2026-08-05T15:17:26.433569Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2410.18582","last_updated":"2024-10-24T09:35:21Z","snapshot_observed_at":"2026-08-12T14:50:24.375559Z","submitted_at":"2024-10-24T09:35:21Z","title":"LLM-Aided Efficient Hardware Design Automation","version":1},"cited_work":{"arxiv_id":"2410.18582","doi":"10.48550/arxiv.2410.18582","metadata_source":"arxiv_reference","pith_arxiv_id":"2410.18582","snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Llm-aided efficient hardware design automation","venue":"arXiv (Cornell University)","work_id":"1845e838-f11f-453c-95fd-2c43ee462179","year":2024},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-08-11T01:49:06.235364Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"cited_paper":"/paper/2410.18582","citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:1f162d4284ddb0a80e8fc57caa1cf29e36ee29e84342426b5d8761e3582672f9","observation_id":"f321bd89-4314-46b0-b4da-e57a9998c89c","resolution":{"observed_at":"2026-05-11T21:31:14.827210Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2410.18582","last_updated":"2024-10-24T09:35:21Z","snapshot_observed_at":"2026-08-12T14:50:24.375559Z","submitted_at":"2024-10-24T09:35:21Z","title":"LLM-Aided Efficient Hardware Design Automation","version":1},"cited_work":{"arxiv_id":"2410.18582","doi":"10.48550/arxiv.2410.18582","metadata_source":"arxiv_reference","pith_arxiv_id":"2410.18582","snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Llm-aided efficient hardware design automation","venue":"arXiv (Cornell University)","work_id":"1845e838-f11f-453c-95fd-2c43ee462179","year":2024},"citing_paper":{"arxiv_id":"2606.10285","last_updated":"2026-06-09T01:17:46Z","snapshot_observed_at":"2026-07-06T23:49:32.647742Z","submitted_at":"2026-06-09T01:17:46Z","title":"OpenRTLSet: A Fully Open-Source Dataset for Large Language Model-based Verilog Module Design","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-06-27T13:44:50.470339Z"},"links":{"cited_paper":"/paper/2410.18582","citing_paper":"/paper/2606.10285"},"observation_digest":"sha256:c85f2dab7bc6e2448eb7028b36661306d751a31160d2e5334ac674b867bd092c","observation_id":"92f72082-fa42-411a-bb23-7456153e63c5","resolution":{"observed_at":"2026-07-03T04:37:37.423280Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2410.18582","last_updated":"2024-10-24T09:35:21Z","snapshot_observed_at":"2026-08-12T14:50:24.375559Z","submitted_at":"2024-10-24T09:35:21Z","title":"LLM-Aided Efficient Hardware Design Automation","version":1},"cited_work":{"arxiv_id":"2410.18582","doi":"10.48550/arxiv.2410.18582","metadata_source":"arxiv_reference","pith_arxiv_id":"2410.18582","snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Llm-aided efficient hardware design automation","venue":"arXiv (Cornell University)","work_id":"1845e838-f11f-453c-95fd-2c43ee462179","year":2024},"citing_paper":{"arxiv_id":"2606.17074","last_updated":"2026-06-10T11:17:42Z","snapshot_observed_at":"2026-08-09T11:05:20.866518Z","submitted_at":"2026-06-10T11:17:42Z","title":"Surveying GenAI-based Automation in Printed Circuit Board Design and Test","version":1},"reference_index":111,"source":"pdf_text","source_observed_at":"2026-06-27T08:13:14.791508Z"},"links":{"cited_paper":"/paper/2410.18582","citing_paper":"/paper/2606.17074"},"observation_digest":"sha256:4e0251d88b17544f7005eb749beacdb4097c81bb357a951ec6e408ff81a491ab","observation_id":"d117019a-8d8d-450e-bc38-23aab243b931","resolution":{"observed_at":"2026-06-27T08:20:45.353989Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2410.18582","last_updated":"2024-10-24T09:35:21Z","snapshot_observed_at":"2026-08-12T14:50:24.375559Z","submitted_at":"2024-10-24T09:35:21Z","title":"LLM-Aided Efficient Hardware Design Automation","version":1},"cited_work":{"arxiv_id":"2410.18582","doi":"10.48550/arxiv.2410.18582","metadata_source":"arxiv_reference","pith_arxiv_id":"2410.18582","snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Llm-aided efficient hardware design automation","venue":"arXiv (Cornell University)","work_id":"1845e838-f11f-453c-95fd-2c43ee462179","year":2024},"citing_paper":{"arxiv_id":"2606.23759","last_updated":"2026-06-22T09:15:40Z","snapshot_observed_at":"2026-08-06T09:50:16.621913Z","submitted_at":"2026-06-22T09:15:40Z","title":"VeriPilot: An LLM-Powered Verilog Debugging Framework","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-06-26T06:21:00.038218Z"},"links":{"cited_paper":"/paper/2410.18582","citing_paper":"/paper/2606.23759"},"observation_digest":"sha256:0a149e63658f7561b2dcb2b51ddd77eaf026d1e0b4a46bb4b61b3cc8bd313790","observation_id":"f92535db-1834-460e-bdfc-a501644e1637","resolution":{"observed_at":"2026-07-04T12:39:49.559264Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2410.18582","last_updated":"2024-10-24T09:35:21Z","snapshot_observed_at":"2026-08-12T14:50:24.375559Z","submitted_at":"2024-10-24T09:35:21Z","title":"LLM-Aided Efficient Hardware Design Automation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2410.18582","snapshot_observed_at":"2026-07-13T01:43:21.579040Z","title":"LLM-Aided Efficient Hardware Design Automation,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.09616","last_updated":"2026-07-10T17:15:54Z","snapshot_observed_at":"2026-08-08T18:56:16.949948Z","submitted_at":"2026-07-10T17:15:54Z","title":"LLM for EDA in Front-End Design: Challenges and Opportunities","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-07-13T01:43:21.579040Z"},"links":{"cited_paper":"/paper/2410.18582","citing_paper":"/paper/2607.09616"},"observation_digest":"sha256:b8ef1f51ea9ca1d05bda9752b8c808ea73f24ceb095ff37612672ab9d1714fa6","observation_id":"48d9dff9-d619-4a2b-89d4-6bb784635aef","resolution":{"observed_at":"2026-07-13T01:43:21.579040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2410.18582/citation-record","integrity":"/paper/2410.18582/integrity","json":"/paper/2410.18582/citation-record.json","paper":"/paper/2410.18582"},"outbound":[],"paper":{"arxiv_id":"2410.18582","last_updated":"2024-10-24T09:35:21Z","latest_version":1,"primary_category":"eess.SY","snapshot_observed_at":"2026-08-12T14:50:24.375559Z","submitted_at":"2024-10-24T09:35:21Z","title":"LLM-Aided Efficient Hardware Design Automation"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"thesis":"As of 12 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 9 inbound Pith citation observations for arXiv:2410.18582."}