{"as_of":"2026-08-18T15:42:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:fc2820de308b7baa8c9b596e3c6f61c249037e1a9d59ac2d1a9e8e07065c277c","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":1,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-18T06:34:40.430872+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T19:10:41.846090Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-06T19:10:41.904520Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2411.03471","last_updated":"2025-01-27T18:27:32Z","snapshot_observed_at":"2026-08-18T08:47:43.410749Z","submitted_at":"2024-11-05T19:52:58Z","title":"MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs","version":2},"cited_work":{"arxiv_id":"2411.03471","doi":null,"metadata_source":"pith","pith_arxiv_id":"2411.03471","snapshot_observed_at":"2026-08-06T19:10:41.904520Z","title":"MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs","venue":"cs.AR","work_id":"72106dcb-bcda-442c-906a-d0ab0beed32a","year":2024},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.846090Z"},"links":{"cited_paper":"/paper/2411.03471","citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:d1566de50e9fa559c0eb4c90ca3188b3e9ae6fe70a7d29e77f6508b4a6921d86","observation_id":"3882ef19-e670-4ac7-adee-4b7789413a98","resolution":{"observed_at":"2026-08-06T19:10:41.910150Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2411.03471/citation-record","integrity":"/paper/2411.03471/integrity","json":"/paper/2411.03471/citation-record.json","paper":"/paper/2411.03471"},"outbound":[],"paper":{"arxiv_id":"2411.03471","last_updated":"2025-01-27T18:27:32Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-18T08:47:43.410749Z","submitted_at":"2024-11-05T19:52:58Z","title":"MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"thesis":"As of 18 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 1 inbound Pith citation observation for arXiv:2411.03471."}