{"as_of":"2026-08-21T01:42:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:a4324c3e3ab36446bf56c03a7e56730131c5eb20aeabb6df11aabdd868ca3939","coverage":[{"denominator":30,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":30,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-12T18:39:21.286425Z","state":"measured"},{"denominator":30,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":30,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-20T06:33:59.587034+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2411.11384/citation-record","integrity":"/paper/2411.11384/integrity","json":"/paper/2411.11384/citation-record.json","paper":"/paper/2411.11384"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:22.116239Z","title":null,"venue":null,"work_id":"9e92e3d9-1f90-46de-bb4e-5add80ed2a99","year":2022},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.145306Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:93b463ee728b0bcaa1f3ec30521711b69ba08a0345947d3aeab52f971d992a34","observation_id":"e6deade6-c825-4f25-809b-146c15a4b342","resolution":{"observed_at":"2026-08-12T18:39:22.120655Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2094.21213","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.558606Z","title":null,"venue":null,"work_id":"90afe0ca-27ee-4d5a-ae24-d266ee87b25c","year":1995},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.150209Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:88c7b16bb75848ad81e6da7189e482a685a86e4bf6ffb963a92fe1e3b296f6ac","observation_id":"04ffe684-c53b-47b9-8091-8fa34a669b3b","resolution":{"observed_at":"2026-08-12T18:39:21.567696Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:22.091983Z","title":"Versal ACAP DSP Engine Architecture Manual (AM004)","venue":null,"work_id":"32da3702-75af-4346-9d93-dedba71f0143","year":2022},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.154662Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:d1a5091ea8452ff178be2ad20313e660ab5cf0aa46e501b89cfd8045100ee8b4","observation_id":"35565688-a90f-44a5-be5f-0b557209dda8","resolution":{"observed_at":"2026-08-12T18:39:22.100863Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:22.069268Z","title":null,"venue":null,"work_id":"4d6ff217-0700-46ee-adb4-097a1ba3155a","year":2011},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.159659Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:05fd2c6405d884dfe30e27c98cf09952660539642af24feb53be0c59d0851c14","observation_id":"411c3d81-a800-4100-aa3b-ed9662518172","resolution":{"observed_at":"2026-08-12T18:39:22.080536Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:22.047414Z","title":null,"venue":null,"work_id":"4ed2d21e-8292-410e-8245-65b185282f60","year":2017},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.164886Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:3a68893677cd98cd2fcf85c8d69b386ddee85da8f908cbaa9e0bf5b7e09bd717","observation_id":"9ad8a907-9a44-493f-b9c2-b9af6f661105","resolution":{"observed_at":"2026-08-12T18:39:22.057081Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:22.019214Z","title":null,"venue":null,"work_id":"2b7fab8e-bd8c-4db7-b294-046a4cdd043a","year":2008},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.169773Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:b4d4ccd85c6af0d557f33818f918370689e267d49e2ec26f33ff71d2b1244f9f","observation_id":"4a0db82a-963d-4618-a57f-587cd42f0877","resolution":{"observed_at":"2026-08-12T18:39:22.026195Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.999548Z","title":null,"venue":null,"work_id":"18877f98-386a-4496-9544-4a976081a795","year":2023},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.176617Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:c0a2d77700ac2a7dbe5a3276bc559f12615795226f75b02986fe7edaa719b033","observation_id":"2c737dd3-4cf0-47b2-b0f4-29dbb6a267a5","resolution":{"observed_at":"2026-08-12T18:39:22.005384Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.980555Z","title":null,"venue":null,"work_id":"78d40ab1-c909-43ec-b806-75b1de10fe65","year":2018},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.181702Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:f806622a2e233d7e66eaba037ae03c9222f76c216f7fa9bd015f31bd4febf671","observation_id":"942e3bfe-53fd-4474-b603-139828b2c045","resolution":{"observed_at":"2026-08-12T18:39:21.988224Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.965252Z","title":null,"venue":null,"work_id":"3908ee0b-1dcb-452e-a69b-a3b2e2610e7b","year":2023},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.186511Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:7e35d4e202c77c064278662ba80d8aa615f0305764dda7bdcbd1d89bc4d37733","observation_id":"ee1ca623-c92a-4544-b369-9e345d78bb62","resolution":{"observed_at":"2026-08-12T18:39:21.970767Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.949196Z","title":null,"venue":null,"work_id":"aac93d49-42e5-4b83-8bdc-807660d755e1","year":2023},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.190412Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:56a02819d6df3e2118c1722da6d6d529ef93c169793fa4994de71483ce30b158","observation_id":"3cc2c0da-0fce-4d9f-b064-5d6136d59184","resolution":{"observed_at":"2026-08-12T18:39:21.954896Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.195035Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.195035Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:fa25680feb7ab796e7d714f0d2db5970f1ac9466ec25dd5cf69e86610bf331b3","observation_id":"efba2cd7-da67-482e-be4a-f8f49936a4d3","resolution":{"observed_at":"2026-08-12T18:39:21.195035Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.932729Z","title":"Lazarescu, an d Luciano Lavagno","venue":null,"work_id":"c00c8d1e-d4d6-4cfb-81ee-32dcf7d34aa1","year":2023},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.199616Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:2dc456a850dae430bbe566d9d73b3c0992570364f86d78e59fd0da8ce0d49ee7","observation_id":"cb45535c-3bd8-4332-87a9-4591831497a1","resolution":{"observed_at":"2026-08-12T18:39:21.938316Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.907785Z","title":null,"venue":null,"work_id":"deab1318-5c49-4d09-8fc1-9f09db035406","year":2024},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.204735Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:b7cff648f75a1c199b248c634321da1cca3cd9a07bc269d2f21310bfea8be762","observation_id":"ce90f4fc-10d4-4649-9a8c-fcb4b7ed00d3","resolution":{"observed_at":"2026-08-12T18:39:21.917484Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.884624Z","title":"Preusser and Thomas A","venue":null,"work_id":"90b74f03-00c1-4a1e-b97b-d638471b0022","year":2020},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.209092Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:36e32f3d39dcd532e778ece7e98434b133ed948567c0393cf2add11fb6156971","observation_id":"d10878a0-9d4c-4797-a868-e8629f18d0d6","resolution":{"observed_at":"2026-08-12T18:39:21.891433Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.863099Z","title":null,"venue":null,"work_id":"c4521f74-86e1-4ec2-90e1-f73aca0612c9","year":2023},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.213055Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:5c5512397ddedcc6edef65b27c3631f23a564e3a4ec934bb2b7a0fc9fa5a695d","observation_id":"6a3af549-9333-4845-b4a4-8a043c687411","resolution":{"observed_at":"2026-08-12T18:39:21.871101Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.844748Z","title":"Akif Özkan, Oliver Keszocze, and Jürgen Teich","venue":null,"work_id":"57bfac2b-4db3-4074-8f9d-c70db18736ae","year":2022},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.216630Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:4457064cbfe7f7d1abc2b0adb03883e99b84e0eb8886cf6c36ac45b7a384e936","observation_id":"1788256e-bac1-41d7-999f-b3239794554b","resolution":{"observed_at":"2026-08-12T18:39:21.850349Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1109/jpro","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.387605Z","title":null,"venue":null,"work_id":"de229d98-37e0-4c96-922a-8a56e00456cc","year":2017},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.220946Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:4429669853510b42e6e946db336b9d558757a19a83fb0cea328b8d8fb48e4313","observation_id":"4b3af9c9-5bdd-4df1-a360-cf4e214d41ad","resolution":{"observed_at":"2026-08-12T18:39:21.402125Z","resolver_source":"doi_truncated","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.825287Z","title":null,"venue":null,"work_id":"4bfc8a1f-41ba-4b11-a18b-e8da12b60853","year":2012},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.228282Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:1d50a6332d69665f00be1f90cab2f2ffc637292bbd130156ae677081f75a8239","observation_id":"dfe32b86-e0de-4ee4-bcea-181c2f1cff4c","resolution":{"observed_at":"2026-08-12T18:39:21.832951Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.807008Z","title":null,"venue":null,"work_id":"1513cf96-337a-4412-94c6-309853836835","year":2024},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.232534Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:ee7871b14f7878b2ec54ce8d196852a074d3f8c3c742aa721e3ba68d394a120b","observation_id":"10b03b1e-d6ca-4f56-8012-1a5d5dbeb6b7","resolution":{"observed_at":"2026-08-12T18:39:21.813053Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.787254Z","title":"Fraser, Giulio Gambardell a, Michaela Blott, Philip Leong, Magnus Jahre, and Kees Viss ers","venue":null,"work_id":"365080e4-c7d1-4ba1-bb9a-65bb17a9be50","year":2017},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.236534Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:3a33c274284e9b434896fde188a5d8889c4fb15377e54c335a2a3b5c707ad516","observation_id":"5e7c13c8-f87f-40d0-bbb3-f9212cd0e5de","resolution":{"observed_at":"2026-08-12T18:39:21.793059Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.766462Z","title":"Convolutional Neural Network with INT4 Optimization on Xil inx Devices","venue":null,"work_id":"4a210089-02b5-4fe5-98f8-737c111e68e5","year":2020},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.241270Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:0ffe197f9a652a011c0d21a5fddc543b10bd1a531ceb28ed17da1aaf8105c8cd","observation_id":"220632fe-c77b-44e5-98ba-90c6b912e9c6","resolution":{"observed_at":"2026-08-12T18:39:21.772463Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.747110Z","title":"UltraScale Architecture DSP Slice","venue":null,"work_id":"8c31291a-cd43-4aef-9786-140e4d4098dc","year":2021},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.246353Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:d1148ef9c6faa0f416ecdae883f7ca4aa955b472ef15789024ce78ee90251095","observation_id":"911f201c-9cf6-42cd-90a1-db30af120bec","resolution":{"observed_at":"2026-08-12T18:39:21.751979Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.721562Z","title":null,"venue":null,"work_id":"58fb5d38-2887-4862-860b-5e6f900eea11","year":2024},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.250587Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:dad5b7edd94ce28820b2f86abe6601e0d563a94d42ffa62acd9690c82b2e7692","observation_id":"4c8751b0-668a-49f7-b12b-2039f903909d","resolution":{"observed_at":"2026-08-12T18:39:21.731706Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.703219Z","title":null,"venue":null,"work_id":"3286e5f2-810a-41c9-a90e-b0b83f77b1c2","year":2024},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.257606Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:472b85cb3699b5d8ee1dfb04adb6b0ba07094027acf6d3211bab0193500a49bb","observation_id":"c6065788-eb7d-4650-a1a4-e35c2a60b65e","resolution":{"observed_at":"2026-08-12T18:39:21.708922Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.680253Z","title":null,"venue":null,"work_id":"04941434-cb45-4a82-a892-244f9bc64820","year":2024},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.262842Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:7d9bd809038be069d73390dcc57a9c408114a62b8544cc9a7f30145213924223","observation_id":"4e10f918-5450-4267-860c-96f090e1698a","resolution":{"observed_at":"2026-08-12T18:39:21.686531Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.661675Z","title":null,"venue":null,"work_id":"1fff7435-77e2-4461-ae53-23f45558cf21","year":2024},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.267786Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:a7f7c92b85fa7f44e8dfebcb2ee2244b045a17c9ea0d81c10e8c9add17792048","observation_id":"fac66f5a-14f8-4250-bb54-1cb94b10df90","resolution":{"observed_at":"2026-08-12T18:39:21.667421Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.642457Z","title":null,"venue":null,"work_id":"13f7b2ce-1bad-4d33-849b-06c50976d923","year":2022},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.272198Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:043c0c5750947ed0b1b5f6664e76104c21ed909f37c1f4e57916339677d830e7","observation_id":"a338b147-fe7f-4d66-bdef-82164e746736","resolution":{"observed_at":"2026-08-12T18:39:21.647533Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.618956Z","title":null,"venue":null,"work_id":"36a59c6d-19ce-480b-abab-062e6664ac7b","year":2023},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.276803Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:580c74a458b559a59a114aca8100cfda03d3ccb2138f970630234aadbfd1645c","observation_id":"d9459dfd-648d-43c9-804a-347594a24aa2","resolution":{"observed_at":"2026-08-12T18:39:21.629441Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.601580Z","title":null,"venue":null,"work_id":"043c324d-d1a5-4cff-82fc-25221ec8a6bd","year":2022},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.281747Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:aed6486dcec4b5427cc0b27860bf0f8595119a7907d4183debeab31e11fdc314","observation_id":"c0e160a5-26ff-492b-be2e-3f21ff5dcc53","resolution":{"observed_at":"2026-08-12T18:39:21.607502Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-12T18:39:21.579984Z","title":null,"venue":null,"work_id":"7f123815-1c2d-4c6e-9100-a0226944b076","year":2013},"citing_paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-12T18:39:21.286425Z"},"links":{"citing_paper":"/paper/2411.11384"},"observation_digest":"sha256:453ab810d1e118490d4a1ad1d6fd2185f1ea782cf1313201d0b1e79c42c46810","observation_id":"dc4153b2-c80f-4086-9834-64c732abfb7e","resolution":{"observed_at":"2026-08-12T18:39:21.584914Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2411.11384","last_updated":"2024-11-18T09:00:17Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-12T18:32:11.699313Z","submitted_at":"2024-11-18T09:00:17Z","title":"SILVIA: Automated Superword-Level Parallelism Exploitation via HLS-Specific LLVM Passes for Compute-Intensive FPGA Accelerators"},"reference_resolution":{"displayed":30,"state_counts":{"malformed_identifier":1,"metadata_mismatch":1,"parse_uncertain":0,"unresolved":21,"verified_exact":0,"verified_fuzzy":7},"total_outbound_references":30},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"thesis":"As of 21 August 2026, this Paper Citation Record lists 30 of 30 outbound references and 0 inbound Pith citation observations for arXiv:2411.11384."}