{"as_of":"2026-08-15T12:38:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:ecbc49ac1e6a38b25a184fc7d230d5b1d89d24761e64e455ea6d88bd7831db2e","coverage":[{"denominator":48,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":48,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-11T23:37:58.332658Z","state":"measured"},{"denominator":48,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":48,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-15T06:32:42.880941+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2412.13207/citation-record","integrity":"/paper/2412.13207/integrity","json":"/paper/2412.13207/citation-record.json","paper":"/paper/2412.13207"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:59.078491Z","title":"https://man7.org/linux/man- pages/man1/perf.1.html","venue":null,"work_id":"9cf6cdce-2ffc-4519-8f62-6eb89e5a82b2","year":null},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.134446Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:25b0295662aee90a88e4e75b0a2d2925bb4d2b4d48b32af93961cb84f87d28ce","observation_id":"c7c27ea9-5801-4e16-a159-f621d760a451","resolution":{"observed_at":"2026-08-11T23:37:59.082996Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:59.064756Z","title":"https://www.intel.com/ content/dam/develop/external/us/en/documents/intel-architecture- code-analyzer-3-0\\-users-guide-157552.pdf , 2017","venue":null,"work_id":"2c26e8a3-3599-44b4-b660-cebd963f564c","year":2017},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.139540Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:3f5af8d07e0c4648f97480db80d25a9db268b1336e51461122b8cef9f42756b2","observation_id":"0c17f750-6390-4f9a-afba-e6043c78831c","resolution":{"observed_at":"2026-08-11T23:37:59.069165Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:59.051555Z","title":null,"venue":null,"work_id":"4a9d849e-a911-4e4d-a366-f8f86013f8ec","year":null},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.144834Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:0bd42acff4fd3eadbf02fad0e9f9d54ee487ee601fddf58503ab4ddadb0c21c5","observation_id":"a7ac3efa-d075-421f-9b06-e0a3d54696e5","resolution":{"observed_at":"2026-08-11T23:37:59.055769Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:59.024199Z","title":"https://llvm.org/docs/CommandGuide/ llvm-mca.html, 2023","venue":null,"work_id":"22d77328-de1b-4c6b-842b-395edd96c9e4","year":2023},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.154469Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:51dd5a1033ac688b062952d3d63440761c311f499411d91adeb66754e861f567","observation_id":"e602ffda-2b3d-4744-9b0e-c6c5566d1c7b","resolution":{"observed_at":"2026-08-11T23:37:59.028643Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.163229Z","title":"uops.info: Characterizing latency, throughput, and port usage of instructions on intel microarchitectures","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.163229Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:f3d8182c4e383a92b37fc4ef68f4a34cdb5059ba549ac2385cef5af4ad9ab3b9","observation_id":"cad21bc9-5010-4ee0-a5e5-c79b9e9c4d19","resolution":{"observed_at":"2026-08-11T23:37:58.163229Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.167470Z","title":"nanobench: A low-overhead tool for running microbenchmarks on x86 systems","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.167470Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:fdf5bf761433a6611a31bf6f33a55fbf816fd840dbd2443792a96dbcb24e075f","observation_id":"1201ea6f-863a-43d9-91a2-145912100d69","resolution":{"observed_at":"2026-08-11T23:37:58.167470Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.993755Z","title":"Uica: Accurate throughput prediction of basic blocks on recent intel microarchitectures","venue":null,"work_id":"c3fcd9bc-dd7b-4bbf-9a4d-5a46496a6bde","year":2022},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.171536Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:99a9cc14856b03c7efff7127a23b285445fdf4216e7fe53b98adb4c16c869ca3","observation_id":"badd1f6d-7ac3-492e-962d-1a0ef84b754f","resolution":{"observed_at":"2026-08-11T23:37:58.998095Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.877598Z","title":"Facile: Fast, accurate, and interpretable basic-block throughput prediction","venue":null,"work_id":"408129cb-de50-438f-82f0-a0a8ac4b12e6","year":2023},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.175948Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:03352f91d572edf0a5ccfee9ee4506ecaf7f7a83d94ad1340e6d7124bb844291","observation_id":"3b8d02eb-57ad-4da3-bf87-e042c7548607","resolution":{"observed_at":"2026-08-11T23:37:58.984158Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.864629Z","title":"Archexplorer: Microar- chitecture exploration via bottleneck analysis","venue":null,"work_id":"5779b486-9629-44d6-8a83-88761ea7b43e","year":2023},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.179900Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:e5a7562eac49d4599e68f98cc599d2c34252868083b056df538059c62a9b1fcd","observation_id":"d9187f42-8703-43cc-882d-c9c576c61dd2","resolution":{"observed_at":"2026-08-11T23:37:58.868928Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.851846Z","title":"Black, Jack Donovan, Bill Bunton, and Anna Keist","venue":null,"work_id":"3948499f-9d3c-4497-8980-e886715964f3","year":2009},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.183882Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:299767c26db528d39fe5e695a977a38f39a1244d80600fb79a1099c68e271480","observation_id":"b29325e8-d5d0-49ff-8adc-2e20cee1bf92","resolution":{"observed_at":"2026-08-11T23:37:58.856077Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.838378Z","title":"Ramanujam, and P","venue":null,"work_id":"39c72df6-209a-422c-a2a7-07d12a62539b","year":2007},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.187970Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:954c714073dfa6a83e2a02bfee0f1479ab8c7f4cad376b66757af61fa6df7a69","observation_id":"85f7589e-763b-4b9b-b798-b7026993f0f3","resolution":{"observed_at":"2026-08-11T23:37:58.842572Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.825550Z","title":"Browne, J","venue":null,"work_id":"b7cf2bbc-db52-4776-87a2-969677d61b74","year":2000},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.192278Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:5e3cecdeeab268e4902b24f724a34963bdb23a83fec429ddab7a4fe7f3d5e834","observation_id":"2d112f34-2c91-49fa-a5eb-82415df95bc9","resolution":{"observed_at":"2026-08-11T23:37:58.829725Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.812797Z","title":"Carlson, Wim Heirman, and Lieven Eeckhout","venue":null,"work_id":"735011f4-72fa-4e7f-bca6-1f497ef0d1ba","year":2011},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.196233Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:5e5a7faa66933a58d66edf44f615a6ed581aa79cf5a114d3d66775761b806561","observation_id":"051af51e-57cd-42bf-a0ed-45e4774ba243","resolution":{"observed_at":"2026-08-11T23:37:58.816998Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.799818Z","title":"Carlson, Wim Heirman, Stijn Eyerman, Ibrahim Hur, and Lieven Eeckhout","venue":null,"work_id":"5e5d3996-e468-49a7-a567-9920df8ceabd","year":2014},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.200093Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:bc1361d75aa4d108bc830ff64ae0da22d3b446625949fa498c4194132fca795c","observation_id":"c5690d64-8903-4b17-ba0a-dd86409f9e25","resolution":{"observed_at":"2026-08-11T23:37:58.804104Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.786465Z","title":"Charif-Rubial, Emmanuel Oseret, José Noudohouenou, William Jalby, and Ghislain Lartigue","venue":null,"work_id":"9e381ffe-fd72-4f8a-903b-bc2be4302343","year":2014},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.204038Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:374e2fe9576f12d2008c6bcb91b55c34a2b9129776a295b3efde9ec5c00ce0d0","observation_id":"1355e903-5950-435c-bc5a-e1ca026b2417","resolution":{"observed_at":"2026-08-11T23:37:58.791183Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.773163Z","title":"Perfmon metrics","venue":null,"work_id":"3ee32ac7-6cd1-4af1-b3cd-2f01dbfd82e5","year":null},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.207906Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:c889fd291032a284e6cd7605e94a06b034d07ab529f4945e0071e8393b2a7543","observation_id":"34eb4dd8-e5b2-44aa-b14d-9208418135b6","resolution":{"observed_at":"2026-08-11T23:37:58.777662Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.760100Z","title":null,"venue":null,"work_id":"40b86483-eeaa-4272-bb8f-162247a6c1fb","year":2015},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.211933Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:5c5a35bd15c9b15bed7650a23cd526ce9905e94bce3515f6267e6aecaae194b3","observation_id":"fe8c0bed-7907-46f7-9591-1473a4bab13e","resolution":{"observed_at":"2026-08-11T23:37:58.764405Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.746910Z","title":"The new linux ’ perf ’ tools","venue":null,"work_id":"76ed87a0-5ecc-4557-a88b-02d11003b6cf","year":2010},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.215979Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:dc47e1f86f28a7f41a744b3f8480a71ed9f11cffbc68e4cec250f9ca6546504a","observation_id":"56dd0aa8-ef39-40e6-9c6d-6e8ae8444b44","resolution":{"observed_at":"2026-08-11T23:37:58.751084Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.733035Z","title":"Palmed: Throughput characterization for superscalar architectures","venue":null,"work_id":"9baa8559-9ae1-4573-ba8f-7d9b4d427e7d","year":2022},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.219990Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:0d085749089bd07b38a3fe7807f608ee4288b67eca1654eac63fad021ab290d1","observation_id":"9fd698ae-37db-4a45-badc-f8f9e813863a","resolution":{"observed_at":"2026-08-11T23:37:58.737755Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.719631Z","title":"Maqao: Modular assem- bler quality analyzer and optimizer for itanium 2","venue":null,"work_id":"41bc1de0-f384-4632-af2e-3d26fcbd1c7d","year":2005},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.223868Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:6a351bccbd15deda8a33abef79465099dbf1bbbcb728b45731e133cdc17b692f","observation_id":"40a0c312-7adf-425c-a820-91f2678e9a27","resolution":{"observed_at":"2026-08-11T23:37:58.723967Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.705532Z","title":null,"venue":null,"work_id":"2237a629-464b-4aa5-8ab4-69dd8dd54dff","year":null},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.227799Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:255218235b23bd052fe3e1a2881dae0e71e44cbed9eb425cd15317673af1d69a","observation_id":"96633d36-4f6b-4155-bd52-912f1b4a2b16","resolution":{"observed_at":"2026-08-11T23:37:58.709867Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.691384Z","title":"Amant, Karthikeyan Sankar- alingam, and Doug Burger","venue":null,"work_id":"e45d8ec3-ed44-4c86-872c-a09eee9ec5db","year":2011},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.231888Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:0029abc3c47f35b2d7075dcde0eab3264a7c526dc22fa853d4ad2ce0bd573002","observation_id":"bda9db27-1c2e-42dd-9ba4-3d50d9ea0c38","resolution":{"observed_at":"2026-08-11T23:37:58.695674Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.677816Z","title":"Interval sim- ulation: Raising the level of abstraction in architectural simulation","venue":null,"work_id":"bbe8ba5f-11ee-43ca-b2b2-43077df552d1","year":2010},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.235809Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:87cdffbd496940ea006dea536d8a714cad65f574a6efafab146e55eb7c8f86d8","observation_id":"05a87d3b-8ac6-4dca-aa6c-55a1bb62b3ee","resolution":{"observed_at":"2026-08-11T23:37:58.682443Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.664132Z","title":"Dinero iv with plru replacement policy support","venue":null,"work_id":"7799dc7c-b675-4764-a6da-a1563fa42ee9","year":null},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.239702Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:ff02c2a22028d019ca468a0cdb61bfdcdb1174c090256813954c74e22cc41010","observation_id":"ccddebdb-f587-476b-8f44-102d76e07242","resolution":{"observed_at":"2026-08-11T23:37:58.668729Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.650636Z","title":"Kerncraft: A tool for analytic performance modeling of loop ker- nels","venue":null,"work_id":"5005e4e3-5da5-4281-ad66-5f1b82487fcf","year":2016},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.244103Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:be593af5a8d907c103173b64faca0f51337fe702e6cf8d57a1d0fe06a8bb799e","observation_id":"5b8b8970-87fa-4a05-8f72-97ec2cd36280","resolution":{"observed_at":"2026-08-11T23:37:58.655156Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.636842Z","title":"Sadayappan","venue":null,"work_id":"ca8375bf-2a85-42e4-a4f4-aa39fdbfd29c","year":2018},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.247997Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:dd0594bc1c0194d509832b6a8c6b163b0ea027223a2214e6e605e43e854b39d8","observation_id":"25ab3a5a-0550-425f-aa99-3b1b205d49f7","resolution":{"observed_at":"2026-08-11T23:37:58.640968Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.615222Z","title":"Vtune profiler","venue":null,"work_id":"56969b17-a1d8-4a8b-bb3e-98a350e439aa","year":2011},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.256024Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:2f11b5945fdbea94aba7ef4e12bb6f39bb25f44b57b6269bce916291ae2b9dfb","observation_id":"d74ccc98-b5e1-43c3-a337-2036ef333d36","resolution":{"observed_at":"2026-08-11T23:37:58.619425Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.601730Z","title":"McKee, Rich Caruana, Bronis R","venue":null,"work_id":"ed2cadf6-e1ed-4dfa-a843-15b4dc3fa4bc","year":2006},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.259962Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:7d91b333447fbab2c700ad605f76883a129599635733b3e646fecaed53b37d26","observation_id":"ebc59570-1457-407f-a1c5-172bd60b883f","resolution":{"observed_at":"2026-08-11T23:37:58.606053Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.263853Z","title":"A new measure of rank correlation","venue":null,"work_id":null,"year":1938},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.263853Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:cc045d15d98b0bc78ee46be3b0a92c8c8b2c58b7d029f266919ab7130bd3b7f2","observation_id":"0a968a40-8678-4bc8-931c-58ffe840e112","resolution":{"observed_at":"2026-08-11T23:37:58.263853Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.579578Z","title":"Quantifying performance bottleneck cost through differential analysis","venue":null,"work_id":"661570dc-37b9-4b6b-bf6f-8c8804790046","year":2013},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.267903Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:6b8b5a7cc6a82fd14d96e406ad1a6c00c397c5e61c8356e7f4d3047794a3b1f7","observation_id":"250823b7-44a9-4bda-a6b9-541c3441b49f","resolution":{"observed_at":"2026-08-11T23:37:58.583847Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.566414Z","title":"Core-level performance engineer- ing with the open-source architecture code analyzer (osaca) and the compiler explorer","venue":null,"work_id":"12de9e8b-bb38-4e46-b3a9-12ec155c20e8","year":2023},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.271914Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:e83049033ce670e6f1a550e4d4c6dbbcae4d7f3442edb2a9bf724de08c2f637e","observation_id":"404da546-fde8-472f-b2be-3e50893b2757","resolution":{"observed_at":"2026-08-11T23:37:58.571113Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.553677Z","title":null,"venue":null,"work_id":"7baaf1fa-1c57-4044-8aa0-487b4431a7ad","year":2020},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.275875Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:9e00f6867532b2bc47049a8d2503f7a06aa4638700748a9e6965fcca58a50070","observation_id":"7f607607-2660-4753-9fbb-d937a1cf892b","resolution":{"observed_at":"2026-08-11T23:37:58.557903Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.540632Z","title":"McKenney","venue":null,"work_id":"f1a52bba-d698-46c0-a040-2b3029141f03","year":1995},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.279788Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:bfe82ac00fc6930892aeee2f7cd27d4f0bc4dba4078d95de7390a8049d527827","observation_id":"6ca94e84-8c84-4cd8-94b6-3bcad72de0ea","resolution":{"observed_at":"2026-08-11T23:37:58.544883Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1808.07412","last_updated":"2019-05-30T13:32:47Z","snapshot_observed_at":"2026-08-14T18:39:02.307493Z","submitted_at":"2018-08-21T03:40:21Z","title":"Ithemal: Accurate, Portable and Fast Basic Block Throughput Estimation using Deep Neural Networks","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1808.07412","snapshot_observed_at":"2026-08-11T23:37:58.283940Z","title":"Amarasinghe, and Michael Carbin","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.283940Z"},"links":{"cited_paper":"/paper/1808.07412","citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:00f9e23c24b879b8f9b7f6054048e48b12208a2d853314064632c3afac5bebea","observation_id":"426bdf09-a167-443e-9077-16462bc618ef","resolution":{"observed_at":"2026-08-11T23:37:58.283940Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.527234Z","title":"Marss: A full system simulator for multicore x86 cpus","venue":null,"work_id":"2d5b2a03-6c53-4bfd-8e22-f5cea4c976a8","year":2011},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.288330Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:ebc938c4f2d234377f4c07773e3073919385a530cd47f5149eab3e78687c7531","observation_id":"c79cbfa6-26f1-4614-b311-decc7d9021e3","resolution":{"observed_at":"2026-08-11T23:37:58.531485Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.514170Z","title":"https://www.cs.colostate","venue":null,"work_id":"da9a6b9b-c16e-4737-a881-7bbfe53a40c1","year":null},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.292231Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:7b985b179351f00a98a6254a51c8ee77e7bf4f1ef7a397bd177a53fb094d849f","observation_id":"e59d4001-3fd1-4d18-aa5a-fa23f30f2d04","resolution":{"observed_at":"2026-08-11T23:37:58.518364Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.500884Z","title":"PolyBench/C: The polyhedral benchmark suite, version 4.2, 2016","venue":null,"work_id":"b2c6b5b9-47dc-4b4d-a2ed-c426a70b92d0","year":2016},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.296195Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:31f2580f2c7252fa780be1d7bc7416728f75d511a367737101c0b0a3bf8645ce","observation_id":"4dc57614-8f75-4c04-8b02-9256ed0d1635","resolution":{"observed_at":"2026-08-11T23:37:58.505263Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.486147Z","title":"Pmevo: portable inference of port mappings for out-of-order processors by evolutionary optimization","venue":null,"work_id":"44f64a4c-597e-423f-b02b-711d9a80ebf6","year":2020},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.300165Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:d2bb1f5262aef3962c3aa309842ed066165eb6fd2f828ed0b1cd9b90355092a9","observation_id":"5203af7b-8c25-4b40-b512-d78764c6cb43","resolution":{"observed_at":"2026-08-11T23:37:58.491184Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.471368Z","title":"Anica: Analyzing inconsistencies in microarchitectural code analyzers","venue":null,"work_id":"3cbe6156-74a6-4a76-bfd7-f41c34c3117f","year":2022},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.304091Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:c0afb9ab38723a8f78917641bdaccafed8ded2afd37e63c41ed590eddc22ab4d","observation_id":"c19f09e0-0c7c-4a09-b5f1-5051c9fa8f45","resolution":{"observed_at":"2026-08-11T23:37:58.476046Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.457135Z","title":"Zsim: Fast and accurate mi- croarchitectural simulation of thousand-core systems","venue":null,"work_id":"761f289d-a754-4f9b-ab02-07ad57dde7e3","year":2013},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.308208Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:4e8bc12198b65c4ed2dbcf4412b7a64175bec9d598f3f089dcb345e31aa468ad","observation_id":"7e19534a-207a-4642-8064-2250ad50e20a","resolution":{"observed_at":"2026-08-11T23:37:58.461799Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.443434Z","title":"Carlson, Erik Hager- sten, Stefanos Kaxiras, and David Black-Schaffer","venue":null,"work_id":"12eea4a1-a80e-4481-894a-73efe24a63ee","year":2015},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.312091Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:52a6eeeaa63d432a03d95b1a9d01ee00be6e2b73ac9942f645f85df1684a5d74","observation_id":"447cc5bf-8da6-41e1-b07a-af9c13747934","resolution":{"observed_at":"2026-08-11T23:37:58.447828Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.429483Z","title":"Sykora, P","venue":null,"work_id":"ae258e89-48f7-4fb2-8e01-be8aade6243e","year":2022},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.316276Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:d632c64763f65027ec212102cd499704f539e1677f2ff46b89c016f649b1283e","observation_id":"dc710c4b-5695-4d62-a9cd-2403f5edcb49","resolution":{"observed_at":"2026-08-11T23:37:58.433878Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.414830Z","title":"Non- determinism and overcount on modern hardware performance counter implementations","venue":null,"work_id":"19f7f24d-cdf9-4824-bf80-df04647ec7e4","year":2013},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.320566Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:123597a6299b23d3638b0952d2fb3ec545695fe540904a6991e303cce23c51f2","observation_id":"a198ef1f-2fa4-4e56-90b1-401bfb427993","resolution":{"observed_at":"2026-08-11T23:37:58.419442Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.324614Z","title":"Roofline: an insightful visual performance model for multicore architectures","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.324614Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:1af4304fcc8777e36ce09e449ead7a09863c32ef2555abb646fd81e11c0c010a","observation_id":"5e3917fa-7846-44d5-9a03-05dbbe81cf3b","resolution":{"observed_at":"2026-08-11T23:37:58.324614Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.392513Z","title":"A top-down method for performance analysis and coun- ters architecture","venue":null,"work_id":"32008c55-2e19-426e-b9e6-caba4fa73c9e","year":2014},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.328591Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:a429c45dd313931d3664e27a2aeb120cb4b091e71b0d7744e0d8d9578548a8aa","observation_id":"8bdb0f96-b9ed-418b-b375-2d288d40aa4b","resolution":{"observed_at":"2026-08-11T23:37:58.396942Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.376248Z","title":"On the preci- sion of precise event based sampling","venue":null,"work_id":"0a46fd18-5bd2-46aa-893d-5064617e2036","year":2020},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.332658Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:65ea1de1601004e29a79afe383d1e4101434da5998e0b21f3bf2f8436b77dcff","observation_id":"122c4f69-0ff9-446b-ae17-80a5bd0c2b66","resolution":{"observed_at":"2026-08-11T23:37:58.382493Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:58.252032Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":2018,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.252032Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:b02b0f04cb392092dd7822745b6194aa39b9964844c76dc60213a4cf1e20c9f0","observation_id":"2f51841e-9522-4765-bf83-f910b262bc15","resolution":{"observed_at":"2026-08-11T23:37:58.252032Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T23:37:59.037879Z","title":null,"venue":null,"work_id":"49700afa-3bef-40fc-b035-e93cbe9832c1","year":null},"citing_paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis","version":1},"reference_index":2023,"source":"pdf_text","source_observed_at":"2026-08-11T23:37:58.149850Z"},"links":{"citing_paper":"/paper/2412.13207"},"observation_digest":"sha256:e5607381d69b12850459c412f97e5ec1525ad0a018c2e70f0972b421e446cd48","observation_id":"5e1c795f-dac3-40b3-9e72-38e51a153143","resolution":{"observed_at":"2026-08-11T23:37:59.042378Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2412.13207","last_updated":"2024-12-03T11:58:31Z","latest_version":1,"primary_category":"cs.DC","snapshot_observed_at":"2026-08-15T06:44:25.155017Z","submitted_at":"2024-12-03T11:58:31Z","title":"Performance Debugging through Microarchitectural Sensitivity and Causality Analysis"},"reference_resolution":{"displayed":48,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":11,"verified_exact":0,"verified_fuzzy":37},"total_outbound_references":48},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"thesis":"As of 15 August 2026, this Paper Citation Record lists 48 of 48 outbound references and 0 inbound Pith citation observations for arXiv:2412.13207."}