{"as_of":"2026-08-19T21:26:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:e8e6a198f595cc4430cad46e0418e7be0dfd1c4d2a7ea6a1f0cb0e2ded909bc9","coverage":[{"denominator":112,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":100,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-11T13:16:02.285241Z","state":"measured"},{"denominator":102,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":102,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-19T06:32:44.657259+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T19:31:45.087516Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-03T02:17:34.478798Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2412.13374","snapshot_observed_at":"2026-08-06T19:31:45.087516Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.05531","last_updated":"2025-07-07T23:06:29Z","snapshot_observed_at":"2026-08-06T19:21:51.370610Z","submitted_at":"2025-07-07T23:06:29Z","title":"Bit-Flip Fault Attack: Crushing Graph Neural Networks via Gradual Bit Search","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-06T19:31:45.087516Z"},"links":{"cited_paper":"/paper/2412.13374","citing_paper":"/paper/2507.05531"},"observation_digest":"sha256:dd4017eead7e849be002ee49da28d45c84a7ff2300a1cea9e430c758c8a166d8","observation_id":"940e42ad-23df-4aad-9ec1-a04501828195","resolution":{"observed_at":"2026-08-06T19:31:45.087516Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"cited_work":{"arxiv_id":"2412.13374","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2412.13374","snapshot_observed_at":"2026-07-03T02:17:34.478798Z","title":"Accelerating hard- ware verification with graph models,","venue":null,"work_id":"b39ab9ca-6524-4056-9dc7-55181a0c762f","year":2024},"citing_paper":{"arxiv_id":"2606.10163","last_updated":"2026-06-08T20:47:54Z","snapshot_observed_at":"2026-08-04T01:05:53.756440Z","submitted_at":"2026-06-08T20:47:54Z","title":"GRAFT: Graphlet-Triggered Backdoor Attack on GNN-Based Hardware Security Systems","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-06-27T16:03:50.592372Z"},"links":{"cited_paper":"/paper/2412.13374","citing_paper":"/paper/2606.10163"},"observation_digest":"sha256:0cad24635ef951b6a58838a34e3c0265d8175731391999948c4732515c158c8d","observation_id":"13a0877a-e81c-436d-91cf-db56373ab091","resolution":{"observed_at":"2026-07-03T02:17:34.480526Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2412.13374/citation-record","integrity":"/paper/2412.13374/integrity","json":"/paper/2412.13374/citation-record.json","paper":"/paper/2412.13374"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.862588Z","title":"Work- flow design and management for IC supply chain,","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.862588Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:7c17c50e44015518cd00337bb3c97a8a30de62d30b94aeb222868735a7a1621f","observation_id":"bc5eda2b-1f0e-43a6-8891-6426a227d3d4","resolution":{"observed_at":"2026-08-11T13:16:01.862588Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.867484Z","title":"Apple iPhone 15 Pro Teardown,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.867484Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:6e4786210f31e7fa189e2e19e32974aaaa6d72bed33085bc9261bd78d076c232","observation_id":"5f0e6a32-aaf9-47f3-99e5-f77f1447b67e","resolution":{"observed_at":"2026-08-11T13:16:01.867484Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.871762Z","title":"Broadpwn: Remotely compromising android and iOS via a bug in broadcom’s Wi-Fi chipsets,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.871762Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:1dc8ee7bbf64d84e6eb5a404fef081202e3fd9d84b9ac4b0a12f09998486bded","observation_id":"0c928acf-1d26-45d4-b4b8-9f9e3ba05c0b","resolution":{"observed_at":"2026-08-11T13:16:01.871762Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.876496Z","title":"Silicon demonstration of hardware trojan design and detection in wireless cryptographic ICs,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.876496Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:14c1d211c01dbff97d21430cd7e61ad4c95f8c962e4f8373f6b4664255c860ed","observation_id":"0f5bf802-d6ca-46ee-a55b-0f660808c39a","resolution":{"observed_at":"2026-08-11T13:16:01.876496Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.881725Z","title":"Meltdown: Reading kernel memory from user space,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.881725Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:0396e852c4d989cd359fa8fb2b3f4960fe9060a2101677647154b923ae97be79","observation_id":"76294781-25d5-46b3-a085-6e235efdb2fb","resolution":{"observed_at":"2026-08-11T13:16:01.881725Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.887010Z","title":"Spectre attacks: Exploiting speculative execution,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.887010Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:13e3ed5199a3c6904bf3fec67f6e68d4a8a30f1d571cafedce2cdf8f6b6eb277","observation_id":"de590d2a-4f59-4370-8646-fb4ad42ec2a6","resolution":{"observed_at":"2026-08-11T13:16:01.887010Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.891963Z","title":"Foreshadow: Extracting the keys to the intel SGX kingdom with transient Out-of- Order execution,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.891963Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:8ba562c2d421f79545491a3dcd7f1eca76892329b94ee20e9cc6130adac3cfda","observation_id":"9a5acbe4-e78b-4a60-99b8-e2616de7ae1f","resolution":{"observed_at":"2026-08-11T13:16:01.891963Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.896105Z","title":"Zombieload: Cross-privilege-boundary data sampling,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.896105Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:e7e3c0774fe29e4e916a53a1ed879dba15c0c6dc63c9862c07b265b15d372236","observation_id":"9c64f1ac-0df0-41bd-b2af-2467de9bacd4","resolution":{"observed_at":"2026-08-11T13:16:01.896105Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.900191Z","title":"Breaking kernel address space layout randomization with intel TSX,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.900191Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:f78e5adb64950764e96628f04e329057aa5868943f1f19db2bf32286048b6ad3","observation_id":"146e115b-ddd3-4333-ac77-4b6aec9e28c3","resolution":{"observed_at":"2026-08-11T13:16:01.900191Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.904860Z","title":"Xen security advisory 7 (CVE-2012-0217) - PV privi- lege escalation,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.904860Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:16fbea46b729fa3723643f70d4731fcb7857295ce2688791322bffa8d3bbf93f","observation_id":"9a7a79a2-efa0-463b-85cf-f3ae15fa73d7","resolution":{"observed_at":"2026-08-11T13:16:01.904860Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.909169Z","title":"A survey and perspective on electronic design automation tools for ensuring soc security,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.909169Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:e081af08e8e6ccf7ae814794aeda9d11d70878cee8e0807c61253b1073745371","observation_id":"54dc26a5-0dac-4b7b-8521-493b1c54025e","resolution":{"observed_at":"2026-08-11T13:16:01.909169Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.913670Z","title":"Self- checking performance verification methodology for complex SoCs,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.913670Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:dced00a0809ef0760bb3f751ac991fc8b3a44ded0895a74e9c83d9a227231124","observation_id":"c952adbb-13d3-4156-bb25-e1102aae12dd","resolution":{"observed_at":"2026-08-11T13:16:01.913670Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.917953Z","title":"Seamless SoC verification using virtual platforms: An industrial case study,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.917953Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:51998e4fe376a21814001976d6c2d98bcc00285b9c999b47136c743ccbfe07ea","observation_id":"d1bb044c-fd12-40f3-9555-7819af41ca8a","resolution":{"observed_at":"2026-08-11T13:16:01.917953Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.922227Z","title":"SoC trust validation using assertion-based security monitors,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.922227Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:35a4c5f7745c1b866d2db3f105e392b43449b34e2f4ec7f2ebfcfbff7683b295","observation_id":"5e4444ed-7842-4697-94a8-df5a2ab310f7","resolution":{"observed_at":"2026-08-11T13:16:01.922227Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.926920Z","title":"Accelerating SoC security verification and vulnerability detection through symbolic execution,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.926920Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:dcf550c1a51b58b92481b7565070557ef569090770f61efff6d10ead31ec600c","observation_id":"62830899-d074-438b-98c4-cb46b2719b6d","resolution":{"observed_at":"2026-08-11T13:16:01.926920Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.931773Z","title":"Pre-silicon DFT verification on SoC slim model,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.931773Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:a69eac73f3d0817799c62b2cc249c1c21ff4c039466388617d57f4575b154151","observation_id":"9b3efcfc-5298-4f7e-83c5-9b7867a30f62","resolution":{"observed_at":"2026-08-11T13:16:01.931773Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.935887Z","title":"An 80-tile sub-100-w ter- aFLOPS processor in 65-nm CMOS,","venue":null,"work_id":null,"year":2008},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.935887Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:d9e463f1c2a860342a64246c5d652c0134073e7ef57296105497430477b98905","observation_id":"e9e29064-c16c-40d4-bd81-3c6e63248f06","resolution":{"observed_at":"2026-08-11T13:16:01.935887Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.939958Z","title":"Rethink- ing watermark: Providing proof of IP ownership in modern SoCs,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.939958Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:59a0cb60b4c8eb23ee771fd04c799173bd6e30454f7a3b5a52f78bcbcfd7773f","observation_id":"82e11cb1-2466-4e65-87c4-b2bb172f2d86","resolution":{"observed_at":"2026-08-11T13:16:01.939958Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.943906Z","title":"From cryptography to logic locking: A survey on the architecture evolution of secure scan chains,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.943906Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:34b9f863f9f8d7e28bfb6d572b715ee4308907c4a70ec66b1ef7aba6ad6b8dd1","observation_id":"7f638bb9-16be-4d28-ad14-a4eb7aa5bad4","resolution":{"observed_at":"2026-08-11T13:16:01.943906Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.948021Z","title":"Forte, S","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.948021Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:62a8a7cf92914a840ad829f93811c7b6ed735305fa24f5b52206dc80be2b74a2","observation_id":"153a8557-6ee6-45d6-979f-1d97fe822454","resolution":{"observed_at":"2026-08-11T13:16:01.948021Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.952728Z","title":"Security analysis of integrated circuit camouflaging,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.952728Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:8720717a8e9b57d84984e0533f678e0715fb6996fb34578f46b964befc81e35b","observation_id":"ec812bf6-47af-448e-b9c7-17f0b0248013","resolution":{"observed_at":"2026-08-11T13:16:01.952728Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.956836Z","title":"Property learning techniques for efficient generation of directed tests,","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.956836Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:39011ca33483315517ed762b77de9d739256943a01fbe75a78c6e10f6f82e354","observation_id":"c9968363-706b-4aa7-b9fe-6fa724c98173","resolution":{"observed_at":"2026-08-11T13:16:01.956836Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.960989Z","title":"Hardware verification us- ing software analyzers,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.960989Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:9d076a693cd9468e397d28c90a5cd62aa83a7b47e56e2858029432fbfd961f4e","observation_id":"87bb373d-bb01-4375-bea7-a45b3a2cd24c","resolution":{"observed_at":"2026-08-11T13:16:01.960989Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.965227Z","title":"Hardfails: Insights into software-exploitable hardware bugs,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.965227Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:4593f8d4f348eaeef40f4d313541929bcad9902ce43b91e58ca200c46d7df81d","observation_id":"bb12dec4-86c6-4c0f-8a88-2b8d6fb01e33","resolution":{"observed_at":"2026-08-11T13:16:01.965227Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.969009Z","title":"Phoenix: Detecting and recovering from permanent processor design bugs with programmable hardware,","venue":null,"work_id":null,"year":2006},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.969009Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:7902b20d4d373bc2771ddc699e4f89372c613eeddf5cfd551aa47dbdf18e3ac4","observation_id":"7cbc2935-4d8e-4c63-9304-f899a3c14c03","resolution":{"observed_at":"2026-08-11T13:16:01.969009Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.972654Z","title":"Engineering trust with semantic guardians,","venue":null,"work_id":null,"year":2007},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.972654Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:c9c1067f01781cd58e469f9627babb889e6b55393a02f12084103cbbbd63b250","observation_id":"9788507f-115e-4fd6-9c4b-3e08e2b049c6","resolution":{"observed_at":"2026-08-11T13:16:01.972654Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.976853Z","title":"Tightly integrate dynamic verification with formal verification: a GSTE based approach,","venue":null,"work_id":null,"year":2005},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.976853Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:7f93b4583c7f5290881ac17e5551fe7bf46790563cea58ee46786ef1710a2b93","observation_id":"4f282f22-fc26-44d6-8ec6-89db9a4fed1a","resolution":{"observed_at":"2026-08-11T13:16:01.976853Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.980789Z","title":"Transaction level stim- ulus optimization in functional verification using machine learning predictors,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.980789Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:cdde4895acf0936c1b845134c8263a884708465380228cf1b1b44ce37fa3be4f","observation_id":"1115b1a3-160c-41bd-8ea8-dd45cac8529a","resolution":{"observed_at":"2026-08-11T13:16:01.980789Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.984312Z","title":"Increasing the efficiency of simulation-based functional verification through unsuper- vised support vector analysis,","venue":null,"work_id":null,"year":2010},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.984312Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:8b4f5bc1ab7e91fbd5199e2cf32d5b6b505bd367ef7ff9f47cdfc4f062f45e07","observation_id":"23dbb189-90ce-4382-9320-caf58b8c6858","resolution":{"observed_at":"2026-08-11T13:16:01.984312Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.988201Z","title":"Questa advanced verification,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.988201Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:72a7c286ebc09be6e48fd9cf6208c81645972c4a8000624fd5222df0ee812be5","observation_id":"5a150f2a-8bda-4edb-a556-e3251cfa4ab9","resolution":{"observed_at":"2026-08-11T13:16:01.988201Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.991872Z","title":"Symbiyosys documentation,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.991872Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:ea29f901eeb4c6f8d89085053e6dc1ce02a974a0450f3b9e8042dff19f99c8b8","observation_id":"b2229da4-4e15-4734-9ac4-e4e832f026ff","resolution":{"observed_at":"2026-08-11T13:16:01.991872Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:01.995607Z","title":"of California Berkley, “ABC,” last Accessed : 6/1/2024","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:01.995607Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:d38d3e08b88a09653266ed08127b4c427fceab99e9bd86cd8b36d8ee28a14413","observation_id":"7c3299ff-6f27-4bdc-88a6-d3b20659f9d1","resolution":{"observed_at":"2026-08-11T13:16:01.995607Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.534045Z","title":"Smt attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the sat attacks,","venue":null,"work_id":"1bdb4fc4-38b8-4033-aa26-458c599af650","year":2018},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.000327Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:52c639654330742d720f61b2c7e62904d5c282335b97adad3bab6ddf6a2bf574","observation_id":"485263d6-549d-4571-85ac-c783d0d0a042","resolution":{"observed_at":"2026-08-11T13:16:03.538629Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.520671Z","title":"Nngsat: Neural network guided sat attack on logic locked complex structures,","venue":null,"work_id":"38aaf339-d5f5-4810-8e56-f462c0881206","year":2020},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.004304Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:5abf9724589a88108695f571c6e089a0ee68448260e1fe90c34a52a519963d10","observation_id":"8dc86596-7e9a-41f2-8a28-2bf81cc3107a","resolution":{"observed_at":"2026-08-11T13:16:03.524994Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.507492Z","title":"Warm up before circuit de-obfuscation? an exploration through bounded- model-checkers,","venue":null,"work_id":"931760e3-7eef-40a1-af7e-94183a69485b","year":2022},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.008558Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:bfe727fd1e2ac00ba48ceda0c57cd92176a2e175c80ee40943500cf4526f596c","observation_id":"81240182-84c0-4a99-a2db-091d1cbbc148","resolution":{"observed_at":"2026-08-11T13:16:03.511979Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.494090Z","title":"Towards prop- erty driven hardware security,","venue":null,"work_id":"ae1c5eed-a2b8-4c4f-a35a-0ad63df1c8eb","year":2016},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.012789Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:5006d095d97035d1089237c08f635c54be37307921d2cc0283c56ef2255d9049","observation_id":"742ccaf9-96a2-4879-9dad-39bf8325e4b1","resolution":{"observed_at":"2026-08-11T13:16:03.498824Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.481454Z","title":"Enforcing information flow guarantees in reconfigurable systems with mix-trusted ip,","venue":null,"work_id":"2e8ce32a-18a2-4630-804c-a95db6f7836f","year":2011},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.016956Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:f182120efa41ac1ea53dfea2306cefd111591f40763340a030293959c7c88e1a","observation_id":"ab57ff94-8c16-4035-b24a-04be4adf76f1","resolution":{"observed_at":"2026-08-11T13:16:03.485487Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.468792Z","title":"Gate level information flow analysis for multi-valued logic system,","venue":null,"work_id":"22bdee5a-ca08-495c-bcf7-74b7fcdce05f","year":2017},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.020962Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:c07a434684a1e41812fc022ed3b6f5a38a14b5daca1da75686b36afe51c92b81","observation_id":"682ff4d7-d793-4bf7-846d-746334b8669a","resolution":{"observed_at":"2026-08-11T13:16:03.472987Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.455531Z","title":"Ac- celerating coverage directed test generation for functional verification: A neural network-based framework,","venue":null,"work_id":"07c4736f-da2d-4d69-abf9-762994df1bd3","year":2018},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.025412Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:009b447a2712c2f36b4b93215bab565a0db74570f0723d51046218417f46dce9","observation_id":"5d8a7d75-e551-4d8d-aaad-f47c025af993","resolution":{"observed_at":"2026-08-11T13:16:03.460130Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.441452Z","title":"Crafting a usable micro- kernel, processor, and I/O system with strict and provable information flow security,","venue":null,"work_id":"e1c8ba2c-6dc0-4f02-abc7-787dc5cb2be1","year":2011},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.029753Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:31f6c2267184ff2217321b8c2b445353444db391fec89c07ad71e6f27185209e","observation_id":"3ef3d215-c0d5-4988-8c92-5aab4439d913","resolution":{"observed_at":"2026-08-11T13:16:03.446231Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.427891Z","title":"Register transfer level information flow tracking for provably secure hardware design,","venue":null,"work_id":"af342a11-ae27-451e-a1aa-fd16c2e5ded4","year":2017},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.034011Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:5a0257469cdaa0d835ed683f92f292d17109f308993e12375f989758e01a6b28","observation_id":"79969948-9476-4a03-95d7-8e1a7c42aef8","resolution":{"observed_at":"2026-08-11T13:16:03.432628Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.414295Z","title":"Caisson: A hardware description language for secure information flow,","venue":null,"work_id":"90e2543d-c66d-4192-bbd2-0bc07363eeb3","year":2011},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.038513Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:5087956681132a1eb0497da63049b20432b2e32d729c0c7298a346cde17d5c6b","observation_id":"35416ec1-9baf-42f6-a6d0-0f15ce57de2d","resolution":{"observed_at":"2026-08-11T13:16:03.418619Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.401029Z","title":"Sap- per: A language for hardware-level security policy enforcement,","venue":null,"work_id":"b9f2de3f-fa0f-4900-a774-de0df42799d7","year":2014},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.042982Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:d2691fa321e8073c5730f5c4e8429f72dfa9e2c439f552e92573ddd1f13cbeae","observation_id":"032643ea-51ff-40c5-9d12-15612a599fc6","resolution":{"observed_at":"2026-08-11T13:16:03.405473Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.386504Z","title":"A hardware design language for timing-sensitive information-flow security,","venue":null,"work_id":"b88956b8-5d7c-456e-ad0a-374729093cea","year":2015},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.047457Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:10ddf5d623eed0e49d4b12aa1676820e7c17e49dd9ed312f4f3193c8dbae3ebf","observation_id":"b6ba4388-b408-4e10-8c2c-9e6a42c594f7","resolution":{"observed_at":"2026-08-11T13:16:03.391185Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.373458Z","title":"RTL-contest: Concolic testing on RTL for detecting security vulnerabilities,","venue":null,"work_id":"51fc72ae-408b-449d-8137-ea55e05960a1","year":2022},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.051856Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:f5d0553120e4bc6fe882cb2045af2b14241c5d03883c29d11131d3942d0ac3a4","observation_id":"9f6c673c-ad3f-4e0d-8c93-bbc7ab89e01b","resolution":{"observed_at":"2026-08-11T13:16:03.377766Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.359986Z","title":"RFUZZ: Coverage-directed fuzz testing of rtl on fpgas,","venue":null,"work_id":"09c0452e-0f8c-40c7-971f-0dd7cac008b1","year":2018},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.055945Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:7f7c90c68a950984f4e42c9c298334fb31fde75e9f10c9ba261eba96e2a96e6d","observation_id":"9f419bec-00ab-42ba-a6bd-7c89fe97974c","resolution":{"observed_at":"2026-08-11T13:16:03.364465Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.345374Z","title":"Symbolic simulation enhanced coverage-directed fuzz testing of RTL design,","venue":null,"work_id":"80147986-4c06-4e83-803b-f78ac404444c","year":2021},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.060209Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:e09fcda6bfd7de77f4b1e9e65ffa5630ef689d7b58d5b487fac3a3cfe42a9210","observation_id":"d1758b9e-7066-4738-bf37-a126aea571bd","resolution":{"observed_at":"2026-08-11T13:16:03.349896Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.331956Z","title":"DifuzzRTL: Differential fuzz testing to find CPU bugs,","venue":null,"work_id":"74ae8d50-da99-440e-9740-d81eb517fdfd","year":2021},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.064204Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:6a9b647194c3e909866f1ffcb54775a2af034623bc6712eb9c36571a1643ba94","observation_id":"cd234f92-d615-4a70-b1a2-e769e1ee2fef","resolution":{"observed_at":"2026-08-11T13:16:03.336476Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.318907Z","title":"Fuzzing hardware like software,","venue":null,"work_id":"f9792cdb-a048-43ad-8902-656a2e6edecb","year":2022},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.068131Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:4c7fe0c43c2f6e41723a77728ffefe14b5bb23858ffa9cb96cf8636f95ad845a","observation_id":"f884c8c6-42f5-424d-abc9-5492626af4c3","resolution":{"observed_at":"2026-08-11T13:16:03.323137Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.305853Z","title":"Hyperfuzzing for SoC security validation,","venue":null,"work_id":"3823e37f-7204-4507-adda-497ae1f93502","year":2020},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.072126Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:65e9a5aa4ec98f0604aa5f05c675932257529d424cbcdb7fb8de08656dbd1b15","observation_id":"0a3b3da2-24d9-4b3c-b899-20e8d1b837b8","resolution":{"observed_at":"2026-08-11T13:16:03.309648Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.293671Z","title":"Effec- tive processor verification with logic fuzzer enhanced co-simulation,","venue":null,"work_id":"edd0b7a8-7ab0-46b0-9493-177e31b5b586","year":2021},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.076985Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:67bc6908de8eb436b3712886d1fc57453d1c7ccb92d7be84893efaa8b6eaa856","observation_id":"7ce110bd-0f4d-4839-a0fb-1eb041a52150","resolution":{"observed_at":"2026-08-11T13:16:03.297479Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.280999Z","title":"TheHuzz: Instruction fuzzing of processors using Golden-Reference models for finding Software-Exploitable vulnerabil- ities,","venue":null,"work_id":"6872b6cc-a625-4ed4-a093-cd74d563c74e","year":2022},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.081815Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:fa7af495ff128500a616569e2a043523a4be73776bbacccc3b2db93257ba7ece","observation_id":"3dc220c9-2fe6-428e-ba8c-1eccd43bf701","resolution":{"observed_at":"2026-08-11T13:16:03.285167Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.268085Z","title":"The fuzz odyssey: A survey on hardware fuzzing frameworks for hardware design verifica- tion,","venue":null,"work_id":"849623ec-db6f-4ca2-91df-783a741739bb","year":2024},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.086090Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:113579d8c2d06ce166ecb62db96a85f2e14d411dfd3b183558c7e16c0e0c703d","observation_id":"ba0aba40-ce63-410c-af4a-b8c809fed78d","resolution":{"observed_at":"2026-08-11T13:16:03.272427Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.254140Z","title":"Special ses- sion: Detecting and defending vulnerabilities in heterogeneous and monolithic systems: Current strategies and future directions,","venue":null,"work_id":"17325c9b-e166-47c8-8595-2a1efed36143","year":2024},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.090060Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:db5aee205b1222376df96a2c16c2c1329b4e39285d041a7d697ad90818bc8252","observation_id":"44f5fc06-7d6c-4a98-bcee-905e15e1e13a","resolution":{"observed_at":"2026-08-11T13:16:03.258992Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.240090Z","title":"Exploring coverage metrics in hardware fuzzing: A comprehensive analysis,","venue":null,"work_id":"64b67b72-c219-4d56-adb0-9d5644b2300f","year":2024},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.094321Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:52e18aec3a002ccc00a7f533e5da4d9127e8d5039c110761671e72442c703fa3","observation_id":"fe920f8a-081a-41ab-8da0-78d769bc0f5d","resolution":{"observed_at":"2026-08-11T13:16:03.244582Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2403.12812","last_updated":"2024-03-19T15:12:11Z","snapshot_observed_at":"2026-08-16T14:08:21.531377Z","submitted_at":"2024-03-19T15:12:11Z","title":"The Emergence of Hardware Fuzzing: A Critical Review of its Significance","version":1},"cited_work":{"arxiv_id":"2403.12812","doi":null,"metadata_source":"pith","pith_arxiv_id":"2403.12812","snapshot_observed_at":"2026-08-11T13:16:02.390284Z","title":"The Emergence of Hardware Fuzzing: A Critical Review of its Significance","venue":"cs.CR","work_id":"3002feb9-182e-4d3e-8b3c-cbbf5e2f8d79","year":2024},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.098486Z"},"links":{"cited_paper":"/paper/2403.12812","citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:5ec70de6f093e0d07b774751936a1aa8998f24af2852122310e45aa169fe4bef","observation_id":"ea8672c6-fa24-4b11-a84e-9caae82a6ed4","resolution":{"observed_at":"2026-08-11T13:16:02.395143Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.226409Z","title":"OSS-Fuzz - google’s continuous fuzzing service for open source software,","venue":null,"work_id":"43de7ed1-c2db-41c7-bba8-1005d452602b","year":2017},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.103115Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:8762915b0c9542298efc72fc7b54b971499172a7b82129b987b492c5350fdd28","observation_id":"58b36d10-37b2-4c49-8d39-08d8eeadb681","resolution":{"observed_at":"2026-08-11T13:16:03.230952Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.213251Z","title":"Microsoft security risk detection,","venue":null,"work_id":"dd23053a-829c-4464-84f2-d1e9d953bb69","year":2024},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.107479Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:a1ccb9c2c00d5bac4fde83bb81a83c24451b37e5a018f66fc4b2ca89f3877c55","observation_id":"a6570431-0447-43cb-b5ae-ca049d0f8346","resolution":{"observed_at":"2026-08-11T13:16:03.217315Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.199785Z","title":"Americal fuzzy loop,","venue":null,"work_id":"cc0d76a1-d8cf-43ba-8fa3-6b2fbff7745f","year":2024},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.111876Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:1b05c4ee8d15e33f7b0d07af99a621fd74fec9b916af1488f276cc51afabd816","observation_id":"7696a40a-8323-4243-b602-7d3fb95065cf","resolution":{"observed_at":"2026-08-11T13:16:03.204156Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.185333Z","title":"HyPFuzz: Formal-Assisted processor fuzzing,","venue":null,"work_id":"82ba71b6-8d8c-423f-a446-e60e6d94b7f4","year":2023},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.116444Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:db68337b7146e869240901f581cb2759c512bee977606566e267796da6590651","observation_id":"4c21abb2-88c6-48eb-87ad-402a4004d0ed","resolution":{"observed_at":"2026-08-11T13:16:03.190807Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.170431Z","title":"Processorfuzz: Processor fuzzing with control and status registers guidance,","venue":null,"work_id":"41b97c09-5e57-455d-bfdf-33322e7eb393","year":2023},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.120608Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:81eb09f063396f77d3c0f3278903597b08b628b31a74d7ac8d925096b06223a5","observation_id":"19559e08-43bd-4cc7-beaa-7354c328b7d7","resolution":{"observed_at":"2026-08-11T13:16:03.175932Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.157285Z","title":"[Online]","venue":null,"work_id":"a1ca8339-0b52-41d2-be8f-6c7c68763a90","year":2024},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":62,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.124642Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:b76526dd916dad1d62f612aa7187dcb7757fd030b476bc60cba321e6fcfffff8","observation_id":"2d826571-2f7b-4555-b92a-61c2fb020b9b","resolution":{"observed_at":"2026-08-11T13:16:03.161357Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.144307Z","title":null,"venue":null,"work_id":"d389df38-ff89-42b7-9e45-58b5aefb24d7","year":2023},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":63,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.128443Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:e6c61ca68f21842ab16d23ea6733271cf55d4aba065d63ea5b33c0c78a66b9a8","observation_id":"ba231fb9-f684-4558-886d-9d11e324a0f0","resolution":{"observed_at":"2026-08-11T13:16:03.148437Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.131392Z","title":"Openrisc,","venue":null,"work_id":"d37bd951-5c23-4701-ab57-aba8f45794df","year":2023},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.132136Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:b01533e85e5e776768ad0de96c794387cfe4701577aabf1ea6f6f7895046e6b4","observation_id":"a3d6fdbd-ceed-4e08-9295-0e0f8681457c","resolution":{"observed_at":"2026-08-11T13:16:03.135252Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.118886Z","title":"mor1kx - an openrisc processor IP core,","venue":null,"work_id":"d72d8421-47da-4c3c-8ed3-cd9072fb6a8b","year":2023},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":65,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.135666Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:69da8d75a91a629dbd69c16311a04c67f95d45bbc0fd16bd5d7fe0abde9efa99","observation_id":"15708446-a765-43df-b3c6-d150f89a1e9b","resolution":{"observed_at":"2026-08-11T13:16:03.123136Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.106007Z","title":"Sigfuzz: A framework for discovering microarchitectural timing side channels,","venue":null,"work_id":"f2884ae3-1653-4b00-9a9f-dc8276ec3d73","year":2023},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":66,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.139076Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:b24b9ec4772aab296091bc82d5cebc8d5972cc9f5050dfd5171714250745e0f1","observation_id":"f921ffc8-a7b2-4d70-9037-2cfcb2f8da07","resolution":{"observed_at":"2026-08-11T13:16:03.110501Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.092336Z","title":"Directfuzz: Automated test generation for rtl designs using directed graybox fuzzing,","venue":null,"work_id":"54910ab5-53fe-4fd2-8dd6-6a590b30208b","year":2021},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":67,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.142881Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:69f150c45c41936d9372044d9092e71a5bcec5d67295e65a881907135b4bf6c8","observation_id":"387af419-d366-40d6-82a0-cd517aad8d07","resolution":{"observed_at":"2026-08-11T13:16:03.096925Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.078657Z","title":"Hyperproperties,","venue":null,"work_id":"2a88dee9-a9ef-4290-9525-9c17950d1e3b","year":2008},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":68,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.146976Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:d9eae02ed32c81e017b9a84950a4877514d7753d1f2116c6bd9e9f0cb192cf04","observation_id":"9253a65f-9a46-46db-bdc5-dcb7b552cc0e","resolution":{"observed_at":"2026-08-11T13:16:03.083277Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.065392Z","title":"Towards automatic property generation for soc security verification,","venue":null,"work_id":"d735cf9e-ae9f-4201-baeb-d8b18781300d","year":2022},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":69,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.150662Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:f4182ea1440d762697354ad6875d41ef7946e6753cde3c7c1ca0c96e2044be26","observation_id":"d8fb054e-8731-47f2-be3a-90237f0dc93c","resolution":{"observed_at":"2026-08-11T13:16:03.069816Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.051204Z","title":"SoC security verification using property checking,","venue":null,"work_id":"0a90c8ff-3b2d-4c26-ba3f-9706f9bbbfbd","year":2019},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":70,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.154648Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:77a80177ae33e38cd35517ca5f2691449725f05836ac9ec0c0390ff0f89903d7","observation_id":"63751ee2-12b2-4ad8-8f6a-2e777bcedde7","resolution":{"observed_at":"2026-08-11T13:16:03.056518Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:03.037394Z","title":"Opentitan,","venue":null,"work_id":"9bd92c68-ded7-4f64-b04d-728b0e2d234f","year":2024},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":71,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.158355Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:d0243e1e532b6702b482f950e44444680ac8eecd50da2c882192771f1e3b88ae","observation_id":"235609b2-8e6b-4d41-9d63-d513ee90934d","resolution":{"observed_at":"2026-08-11T13:16:03.042095Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.933865Z","title":"Oss-fuzz,","venue":null,"work_id":"c76b645c-fe23-44e6-be60-1bc985e3b9ac","year":2024},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":72,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.163489Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:443ca6547418b06f1eda895d95574333ab214c863caca638822d01c6601c3315","observation_id":"5d918161-b24a-4532-9e09-2c1c5652dda2","resolution":{"observed_at":"2026-08-11T13:16:02.937800Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.921223Z","title":null,"venue":null,"work_id":"d73b88a4-253b-40d4-867a-327542cc27c8","year":2005},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":73,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.167759Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:52803d4c57c9a93674f2e07784439deac8b415dcc7264f88edaa2278258d1aa0","observation_id":"ee7b00e5-41f9-454d-be29-e9fb5ccadc5d","resolution":{"observed_at":"2026-08-11T13:16:02.925065Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.907946Z","title":null,"venue":null,"work_id":"1306e7c1-ac6f-475c-9f32-a50c88fbd1bc","year":2012},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":74,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.171901Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:7c327ca2601441b4fdfc1e40b3124cdd550c3fa3ed53e1a6af143a8950489b2b","observation_id":"6a2556e7-2b8c-490c-b483-a0d07a22fc5d","resolution":{"observed_at":"2026-08-11T13:16:02.912441Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.895002Z","title":"SPECS: A lightweight runtime mechanism for protecting software from security- critical processor bugs,","venue":null,"work_id":"7a3fd1e8-a011-4124-9066-1c613341e058","year":2015},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":75,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.177029Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:edd563903a2697c43d8a41cd34f8c63785571a27407d17c425a5f30bad3f0db4","observation_id":"378032d2-be94-48b5-ba81-8ebbeb1b8712","resolution":{"observed_at":"2026-08-11T13:16:02.899337Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.881523Z","title":"Automatic code converter enhanced pch framework for soc trust verification,","venue":null,"work_id":"3409a141-07ed-4cb8-965b-19e0364f6091","year":2017},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":76,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.181772Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:9dab3368009004d2a17ccacfee6e59815d4698495de6361bc7a2b9dc4f51fe41","observation_id":"8cf0e714-0c48-4b9f-8409-b50406e6f7cb","resolution":{"observed_at":"2026-08-11T13:16:02.886036Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.868005Z","title":"Pch framework for ip runtime security verification,","venue":null,"work_id":"25529f8e-355e-4d54-9fca-c63b871afd45","year":2017},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":77,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.186057Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:809d2b589c6f091556a606691a3e5b96576b23c1f4513392f56d44544230da60","observation_id":"3c630328-039d-41c8-9b9e-bd36e2f8b000","resolution":{"observed_at":"2026-08-11T13:16:02.872451Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.854092Z","title":"Eliminating the hardware-software boundary: A proof-carrying approach for trust evaluation on computer systems,","venue":null,"work_id":"8b340467-510d-4d44-82fd-c6cac95110c3","year":2017},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":78,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.190398Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:c85d3241b5b334e672b39cfe52ea3389a35e120278452abdd6efccef16297d19","observation_id":"4eb9e6a6-965a-444d-9e5e-7f09da4e75cb","resolution":{"observed_at":"2026-08-11T13:16:02.858915Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.840142Z","title":"Trojan localization using symbolic algebra,","venue":null,"work_id":"27a4dad9-a135-4512-b7e0-c89095211c6d","year":2017},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":79,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.194891Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:57a0b2fb5c8a6bfca6540a8c8a1e474b28d2033441b36510b63f5a9ee6621dc5","observation_id":"3c54f49d-4549-4a6f-b47c-37016bb08840","resolution":{"observed_at":"2026-08-11T13:16:02.845178Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.827044Z","title":"Bounded model checking,","venue":null,"work_id":"0b8a166a-11f9-4060-9f3d-71496412e6df","year":2003},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":80,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.199127Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:3c4cc590e226c6533c24201bdda1c3f6762d5de5fe660d7ba10b002bfcf8d51c","observation_id":"99c92341-8f90-408e-a769-62b799982e96","resolution":{"observed_at":"2026-08-11T13:16:02.831347Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.814029Z","title":"Proof-carrying hardware: Runtime formal verification for secure dynamic reconfiguration,","venue":null,"work_id":"a2d4af03-5dd2-49cf-9929-e6bb6bbd3f31","year":2010},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":81,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.204192Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:3514c16be2aa0c833cc987a250b6f7ba4a2b99668bde2773fb9085b4f6ea4f3d","observation_id":"77804070-eb15-45b6-b53e-69ce245d2401","resolution":{"observed_at":"2026-08-11T13:16:02.818336Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.800596Z","title":"Z3: An Efficient SMT Solver,","venue":null,"work_id":"d75a197f-d141-4135-bb56-734bc89338d8","year":2008},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":82,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.208571Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:f0a4a1cd21194344ed3222b31ba91be8ebdc6618ab9998a7c5ea84adce95624a","observation_id":"8e76bbbd-0314-4115-916d-46d5fdc637fd","resolution":{"observed_at":"2026-08-11T13:16:02.805109Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.788827Z","title":"Welcome to verilator,","venue":null,"work_id":"70a081eb-de13-4c1a-ac0d-dc38cd967fb0","year":2023},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":83,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.212725Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:7880de83be1174059c409904cd68ab4e3fad78303cf33fcb51f15417a3661dc7","observation_id":"b44db794-7e38-4d4f-bcbb-27684b47b7df","resolution":{"observed_at":"2026-08-11T13:16:02.792440Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03704","last_updated":"2024-03-14T22:15:56Z","snapshot_observed_at":"2026-08-16T14:21:09.061033Z","submitted_at":"2024-02-06T04:47:58Z","title":"WhisperFuzz: White-Box Fuzzing for Detecting and Locating Timing Vulnerabilities in Processors","version":2},"cited_work":{"arxiv_id":"2402.03704","doi":null,"metadata_source":"pith","pith_arxiv_id":"2402.03704","snapshot_observed_at":"2026-08-11T13:16:02.367833Z","title":"WhisperFuzz: White-Box Fuzzing for Detecting and Locating Timing Vulnerabilities in Processors","venue":"cs.CR","work_id":"c244b919-cb71-44de-8bff-375e1d3b8879","year":2024},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":84,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.216780Z"},"links":{"cited_paper":"/paper/2402.03704","citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:e08bf4bc22dba739d3c5076a9b24a7164997bdeedaa7b21b6ede43c118c11833","observation_id":"73eda52c-8626-4c4b-b875-2ee6d9c0235c","resolution":{"observed_at":"2026-08-11T13:16:02.374563Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.776296Z","title":"Synopsys webpage,","venue":null,"work_id":"84beacde-96cf-498d-825a-bfad03dd4b80","year":2023},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":85,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.221277Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:493173724f8a3719013b4c2b5a56f757d27ba3d9655013a04e0f872265a075a9","observation_id":"5340faf6-f610-4104-b8d6-390145f2845c","resolution":{"observed_at":"2026-08-11T13:16:02.780462Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.762644Z","title":"Security-aware fsm design flow for identifying and mitigating vulnerabilities to fault attacks,","venue":null,"work_id":"670e0c69-2bdd-4cf1-87a4-937340741f32","year":2019},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":86,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.225333Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:82d7386cbd0daca123dd31a3f9d4e3a3d99fd9510425c40e589608828d710b3d","observation_id":"3f5680d8-6a5b-4c30-b236-d0abb27c3e40","resolution":{"observed_at":"2026-08-11T13:16:02.767030Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.749121Z","title":"Designing trusted embedded systems from finite state machines,","venue":null,"work_id":"c1bb0f4a-f017-4e82-9b8d-82aa301e6c15","year":2014},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":87,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.230431Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:c0d8d358f7376e97f7575a5df0b2924b1b95b462b2ca9b51e05a464b4eed5c05","observation_id":"b4d7fad7-35f1-4f70-b225-960efe3bc1f9","resolution":{"observed_at":"2026-08-11T13:16:02.753702Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.735797Z","title":"Cascade: Cpu fuzzing via intricate program generation,","venue":null,"work_id":"df66da5f-8108-425a-b24c-8a05c8078b7d","year":2024},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":88,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.234679Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:6970f66d717d637b3def74b50ecde4fffb0af4439f37b97158a93a49b1cc1437","observation_id":"0654537e-9635-4803-a46a-0d3dedaa3353","resolution":{"observed_at":"2026-08-11T13:16:02.740217Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.720878Z","title":"Analyzing circuit vulnerability to hardware trojan insertion at the behavioral level,","venue":null,"work_id":"be9c7c71-25a3-48e7-8781-a18fcb49c5dc","year":2013},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":89,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.238970Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:d05a5cbee0c26259a9b224d5418202e5a608a27ed1b410ad099103ce013f486e","observation_id":"a90630b8-cbb7-4e5f-88cf-6904a15e20d5","resolution":{"observed_at":"2026-08-11T13:16:02.725423Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.707499Z","title":"Kaeslin, Digital Integrated Circuit Design: From VLSI Architectures to CMOS Fabrication , 2008","venue":null,"work_id":"e942fe4d-5c36-48ff-853a-cc99be95a298","year":2008},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":90,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.243078Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:a3b933ce4eb9962a2176799ba91684b4451f2fe6895c61ed338c3af489e39e48","observation_id":"c53e1b36-9486-4788-a201-168cae009d5f","resolution":{"observed_at":"2026-08-11T13:16:02.711907Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.693687Z","title":"Multi-objective hypergraph parti- tioning algorithms for cut and maximum subdomain degree minimiza- tion,","venue":null,"work_id":"fe6294a9-2c93-4454-a785-7b7a6e132a8a","year":2003},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":91,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.247140Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:e6f7c33ee04ad1f6438ce90847b9ba3c44bd5c152adba918f998c3d96b526c74","observation_id":"7ce7e258-2dc4-4dae-ad1e-c09d2e32ca88","resolution":{"observed_at":"2026-08-11T13:16:02.698589Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.679633Z","title":"Congestion-constrained layer assign- ment for via minimization in global routing,","venue":null,"work_id":"1875e984-09d8-4f9c-813e-0e597262ea09","year":2008},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":92,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.251263Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:24320d7f43362898d006c352f648e1c88898f6e38cc158a7863de8fe710551ff","observation_id":"9f4fa7d0-eb4f-4c3c-9005-2f2220d83042","resolution":{"observed_at":"2026-08-11T13:16:02.684177Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.666206Z","title":"Inductive representation learning on large graphs,","venue":null,"work_id":"0465f366-d8d1-4709-b7e4-6469b0aabe5f","year":2017},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":93,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.255893Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:2ec6236f856a0bf9f4d75406493773c6e5d42f25931ee0967046ea5770225b5b","observation_id":"9599e7fb-c0d4-4c49-a8da-b13e825153f5","resolution":{"observed_at":"2026-08-11T13:16:02.670489Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.653257Z","title":"Graph convolutional neural networks for web-scale recommender systems,","venue":null,"work_id":"6d232293-8359-4a0d-b850-f75ceaf3b26c","year":2018},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":94,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.259883Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:399293b41b4182988400b206c5dace25b79d77c194dbf07b75f7d6b3465fef7f","observation_id":"70bdbac7-05d1-4ab6-a8b1-29a85890b5ba","resolution":{"observed_at":"2026-08-11T13:16:02.657678Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.639958Z","title":"Learning- based power/performance optimization for many-core systems with extended-range voltage/frequency scaling,","venue":null,"work_id":"255b6bf9-2b01-43eb-b01b-32246f11c557","year":2016},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":95,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.263893Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:4fc9251acbe85364c033ec427c1f5bb8b8b51fe8b9ed9941fe635b16720d7cd0","observation_id":"a7b62604-11db-4ed1-b1ba-3e3a9ef33fc5","resolution":{"observed_at":"2026-08-11T13:16:02.644430Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.625947Z","title":"Cross-layer optimization for high speed adders: A pareto driven machine learning approach,","venue":null,"work_id":"fe09d6de-57be-4bf5-a8e1-a2d1a405084e","year":2019},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":96,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.268238Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:2643c71b5e0aae3824620b3c1a778de3ae4b30d8938bdb77cdac3a9b735327d3","observation_id":"2018cbd1-1862-41a2-a46d-d0b1682d3b12","resolution":{"observed_at":"2026-08-11T13:16:02.630508Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.612541Z","title":"Deep learning for logic optimization algorithms,","venue":null,"work_id":"1758bd1b-4341-4093-a0cd-ea9fd9ca3ef7","year":2018},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":97,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.272399Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:c252e562586adbb033d576b7557a5858576958337f7cf3261d9b7338933d856f","observation_id":"bdbbcb48-781b-4bb6-8dfd-5f8beab70a0b","resolution":{"observed_at":"2026-08-11T13:16:02.616857Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.599215Z","title":"Routenet: Routability prediction for mixed-size designs using convolutional neural network,","venue":null,"work_id":"118b4c02-dbc4-464a-9df7-13f34b0b893d","year":2018},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":98,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.276611Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:a7b9f929031ac3997a8faa894951463792be004e4b5267d9befd5fb6536f55e0","observation_id":"19f75099-8fdd-4cb0-998e-678a64fc1484","resolution":{"observed_at":"2026-08-11T13:16:02.603659Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.585536Z","title":"BEOL stack-aware routability prediction from placement using data mining techniques,","venue":null,"work_id":"e39b7272-2239-4a53-95ba-ebda71c526d9","year":2016},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":99,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.280729Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:5f3a1f1838bf083fd20c0fc898a8510f370f14dcab11e49a91fe51541b5809b0","observation_id":"7df6f2cf-e162-4caa-ad49-db39d2567d2f","resolution":{"observed_at":"2026-08-11T13:16:02.590193Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:16:02.571495Z","title":"A comprehensive survey of graph embedding: Problems, techniques, and applications,","venue":null,"work_id":"e41c333e-4b30-4d57-94ae-15e51bfe5eeb","year":2018},"citing_paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models","version":2},"reference_index":100,"source":"pdf_text","source_observed_at":"2026-08-11T13:16:02.285241Z"},"links":{"citing_paper":"/paper/2412.13374"},"observation_digest":"sha256:d031a7f0d2b4fdd1289dd5660fa134f933ab8a6978c4d3ac071c4d83eba2ce61","observation_id":"cc332561-7734-4584-887b-b9ee152a72c0","resolution":{"observed_at":"2026-08-11T13:16:02.576658Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2412.13374","last_updated":"2025-01-02T14:12:28Z","latest_version":2,"primary_category":"cs.CR","snapshot_observed_at":"2026-08-16T23:14:38.814663Z","submitted_at":"2024-12-17T23:14:46Z","title":"Accelerating Hardware Verification with Graph Models"},"reference_resolution":{"displayed":100,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":35,"verified_exact":2,"verified_fuzzy":63},"total_outbound_references":112},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"thesis":"As of 19 August 2026, this Paper Citation Record lists 100 of 112 outbound references and 2 inbound Pith citation observations for arXiv:2412.13374."}