{"as_of":"2026-08-13T14:11:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:8474ebd8063b2b5538f3a5dcdfc1def232f4a6136abc4eacbe6d6db7f80c4754","coverage":[{"denominator":24,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":24,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-11T13:54:23.227626Z","state":"measured"},{"denominator":28,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":28,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-13T06:32:02.005865+00:00","state":"measured"},{"denominator":4,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":4,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T11:13:46.625924Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-14T21:12:59.095072Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2412.19824","snapshot_observed_at":"2026-08-07T11:13:46.625924Z","title":"Analogxpert: Automating analog topology synthesis by incorporating circuit design expertise into large language models","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.03122","last_updated":"2025-06-03T17:54:30Z","snapshot_observed_at":"2026-08-13T11:14:10.210810Z","submitted_at":"2025-06-03T17:54:30Z","title":"AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Automated Circuit Topology Generation","version":1},"reference_index":28,"source":"arxiv_source","source_observed_at":"2026-08-07T11:13:46.625924Z"},"links":{"cited_paper":"/paper/2412.19824","citing_paper":"/paper/2506.03122"},"observation_digest":"sha256:0d626761b1324ec609ca582070eb42a5fec49a339e8a80dd32179b6d513a3738","observation_id":"1ceef81b-bdbc-4fa5-9989-848e1c96a65f","resolution":{"observed_at":"2026-08-07T11:13:46.625924Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2412.19824","snapshot_observed_at":"2026-08-06T15:46:56.185733Z","title":"Analogxpert: Automating analog topology synthesis by incorporating circuit design expertise into large language models,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.15104","last_updated":"2026-06-15T19:35:17Z","snapshot_observed_at":"2026-08-13T10:11:17.212034Z","submitted_at":"2025-07-20T19:57:07Z","title":"AnalogFed: Privacy-Preserving Discovery of Analog Circuits at Scale with Federated Generative AI","version":2},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-06T15:46:56.185733Z"},"links":{"cited_paper":"/paper/2412.19824","citing_paper":"/paper/2507.15104"},"observation_digest":"sha256:fcec83850145dbb7557dc5916f10dce6965f23db752bfe20e1cafc184ec2048d","observation_id":"9b6d5627-5e8a-4a9b-85ba-d464db231dcc","resolution":{"observed_at":"2026-08-06T15:46:56.185733Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"cited_work":{"arxiv_id":"2412.19824","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2412.19824","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"AnalogXpert: Automating analog topology synthesis by incorporating circuit design expertise into large language models","venue":null,"work_id":"6f10f894-7cfa-4473-bf37-eaea7e4e5356","year":2024},"citing_paper":{"arxiv_id":"2603.29068","last_updated":"2026-04-19T06:47:38Z","snapshot_observed_at":"2026-07-31T12:17:30.642372Z","submitted_at":"2026-03-30T23:14:08Z","title":"ARCS: Autoregressive Circuit Synthesis with Topology-Aware Graph Attention and Spec Conditioning","version":3},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-05-14T21:11:30.574268Z"},"links":{"cited_paper":"/paper/2412.19824","citing_paper":"/paper/2603.29068"},"observation_digest":"sha256:db7bc7b9ce3d1db2e94a4b47e8d10a40fbe73be7f7e503c5f974824d0154d23f","observation_id":"9bae266f-4741-41c8-8083-ac793048774b","resolution":{"observed_at":"2026-05-14T21:12:59.097607Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2412.19824","snapshot_observed_at":"2026-07-12T00:33:59.659330Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.03701","last_updated":"2026-07-04T04:37:57Z","snapshot_observed_at":"2026-08-05T00:39:12.704859Z","submitted_at":"2026-07-04T04:37:57Z","title":"SABLE: An NDA-Safe Closed-Loop LLM Framework for Analog Circuit Optimization in Industrial EDA Flows","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-07-12T00:33:59.659330Z"},"links":{"cited_paper":"/paper/2412.19824","citing_paper":"/paper/2607.03701"},"observation_digest":"sha256:1f4ebb6503ff5ad87363d2e467f88ec0d3f199d688e857dc1bdbc7eb673af90c","observation_id":"49b170ab-07bd-4bf8-843d-a9f682929ebe","resolution":{"observed_at":"2026-07-12T00:33:59.659330Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2412.19824/citation-record","integrity":"/paper/2412.19824/integrity","json":"/paper/2412.19824/citation-record.json","paper":"/paper/2412.19824"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.547248Z","title":"A review of sub- uw cmos analog computing circuits for instant 1-dimensional audio signal processing in always-on edge devices,","venue":null,"work_id":"50d429eb-f5f5-4174-9dcd-338551561d02","year":2024},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.144656Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:33cebe47f61c8c41031150877bb1f53f51f283ee20612f75cd64e14c328ebf1b","observation_id":"55a9c904-0186-4080-a408-365057f31ddd","resolution":{"observed_at":"2026-08-11T13:54:23.550736Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.537228Z","title":"A signal-processing cmos image sensor using a simple analog operation,","venue":null,"work_id":"32fbada7-d147-4437-9854-ac03ef0d1678","year":2003},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.149359Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:8f87d4957a0c7d7dd1dfddfe5b09c1ad796611fb502900e67a14e947e68023f1","observation_id":"480721f9-5ce1-4dd1-b185-df54806cdae6","resolution":{"observed_at":"2026-08-11T13:54:23.540794Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.525036Z","title":"Deep Reinforcement Learning for Analog Circuit Structure Synthesis,","venue":null,"work_id":"cd089387-d1f0-449a-b988-61f866c032f1","year":null},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.153143Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:1040d5e6a028e9fd2e2acf329a4637f4bbba2092ea5b799cb02ef8bacf97de36","observation_id":"8f36f739-7d3e-4b01-9d30-1c886796420c","resolution":{"observed_at":"2026-08-11T13:54:23.529366Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.511805Z","title":"Post-layout simulation driven analog circuit sizing,","venue":null,"work_id":"002cc21d-63f3-4259-9ad1-fec5a4724b7f","year":2024},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.156746Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:5fb83b9e7d8c7b9e037a49101fbfcc1a07f98f0c70e50b885450e8b6b810d4f5","observation_id":"66a67cbf-d44d-442e-8f3a-7f45f78c627d","resolution":{"observed_at":"2026-08-11T13:54:23.516266Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.497538Z","title":"Gcn-rl circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning,","venue":null,"work_id":"eff45835-3ea9-4aa8-b53e-49b8deb64266","year":2020},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.160467Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:2c3ec52ea425243e54474cf411c8744471fba2302766e1aab90b7ce7f3f00313","observation_id":"abca6a80-e1cd-43b2-a603-30c540662703","resolution":{"observed_at":"2026-08-11T13:54:23.502700Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.482103Z","title":"MAGICAL: An Open- Source Fully Automated Analog IC Layout System from Netlist to GDSII,","venue":null,"work_id":"d75e807f-f47c-4794-be04-8748506f96db","year":null},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.164605Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:4598b27b2fd8401213fe7ee02eaea24a53ec1355313a1c2e809c6c49ce6f4653","observation_id":"4be3334b-65d1-432e-a5a1-d0523f4234c9","resolution":{"observed_at":"2026-08-11T13:54:23.487795Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.469425Z","title":"Sageroute 2.0: Hierarchical analog and mixed signal routing considering versatile routing scenarios,","venue":null,"work_id":"d1207837-d48a-4281-a593-b6dd0f0c5b90","year":2024},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.168249Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:b23458d8e3d7083e9b46f94141c7d7f22727e42baa721f55c45f2e77f711fa70","observation_id":"b4091e10-1396-46a6-b8bd-936edf185b16","resolution":{"observed_at":"2026-08-11T13:54:23.473598Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.456810Z","title":"Sageroute: Synergistic analog routing considering geometric and electrical constraints with manual design compatibility,","venue":null,"work_id":"410d0ee5-c41c-4cab-a00b-dd9caefb719f","year":2023},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.171757Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:de98e36ccf41571034adf5a244b17fa7f82e467687a047658c43b47c9fc55441","observation_id":"32065e8a-7acd-48a2-99b5-16679aef1e4b","resolution":{"observed_at":"2026-08-11T13:54:23.461215Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.444042Z","title":"The ALIGN open-source analog layout generator: V1.0 and beyond,","venue":null,"work_id":"7d7574ab-775a-4f22-9395-7a8b0941bbdb","year":null},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.175317Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:63eba98d08d5b022d0bcf3cf2315acb43910e19990973e147d1968ac6efbedec","observation_id":"f072fd66-f3a0-4f09-bf06-7cd8add61e62","resolution":{"observed_at":"2026-08-11T13:54:23.448757Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.432123Z","title":"Dong et al","venue":null,"work_id":"3be29205-6bbc-4e41-a0ce-1be118f99e61","year":2024},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.178572Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:5073b410c3f7d6e714747edc20ff1d17ef9e4c7b765fefceec0444837a8e5630","observation_id":"2bec6f67-4b19-4121-9dff-2844b02b93d4","resolution":{"observed_at":"2026-08-11T13:54:23.436286Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.419130Z","title":"Chain-of-thought prompting elicits reasoning in large language models,","venue":null,"work_id":"0d05272c-8810-4c9c-93a2-e2a81077a451","year":2023},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.182195Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:0fb1f93da65a600e9c29a456390f6a096216e44c0001100f6827b9341abbaf85","observation_id":"413655ae-043f-41fb-bd67-f0f6a936be5e","resolution":{"observed_at":"2026-08-11T13:54:23.423429Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.405767Z","title":"Tree of thoughts: Deliberate problem solving with large language models,","venue":null,"work_id":"225bf8d5-7dc3-406c-921f-f1172503d698","year":2023},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.185735Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:22b8bcf0016d2b773d3835570ca3cbb0d015e4b4aa08c2f7440e514e9699504b","observation_id":"4d9158c2-2a6f-495e-a4f8-80bbb33df1bc","resolution":{"observed_at":"2026-08-11T13:54:23.410462Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.393495Z","title":"Liu et al","venue":null,"work_id":"930d1b3b-3327-404f-b631-a6dcbdceb815","year":null},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.189323Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:4ae660e4be912c615a00e8393e1d5632faf39d578b6c98b81a91267a6e84fefc","observation_id":"c2f53821-4125-4e65-840a-d7edb50b3089","resolution":{"observed_at":"2026-08-11T13:54:23.397664Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.380487Z","title":"AnalogCoder: Analog Circuit Design via Training-Free Code Generation,","venue":null,"work_id":"1c023f5e-4cfd-4408-94ff-7e2577240827","year":null},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.193026Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:baf0665693ae3adef53319396368144e552b9e4c52518d0cc5ddb5acb13dc00c","observation_id":"b8f5e15d-85fc-4c4c-8478-090ce4922e98","resolution":{"observed_at":"2026-08-11T13:54:23.385165Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.367188Z","title":"LaMAGIC: Language-Model-based Topology Gen- eration for Analog Integrated Circuits","venue":null,"work_id":"38a83901-56e6-406f-8b11-f870e1991dba","year":null},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.196550Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:97ea795ec316559f0da63bef6a493ce80cca255f055312d2261e8b0c8bfa9105","observation_id":"f1d1b654-e8ea-4034-bc6d-8df7f06c68d3","resolution":{"observed_at":"2026-08-11T13:54:23.371516Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.354042Z","title":"Artisan: Automated operational amplifier design via domain-specific large language model,","venue":null,"work_id":"87c3569f-5827-4b41-8171-d898d51ea2fc","year":2024},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.200407Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:86a00af1ed6325075b46dc7e3504e747428e3102a2459ac63c213b2e16e4a929","observation_id":"14a600c3-fa31-4fc8-81b0-503128bd5e32","resolution":{"observed_at":"2026-08-11T13:54:23.358856Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.341623Z","title":"The llama 3 herd of models,","venue":null,"work_id":"a257c717-4b22-4038-b526-533765344306","year":2024},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.203771Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:c34acb29d81917838134efd05a01206bc6420aff762a3092f5fb086543c1a2b2","observation_id":"c584df2f-e4f5-4701-9b1c-01a072937356","resolution":{"observed_at":"2026-08-11T13:54:23.345889Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.329433Z","title":"A survey on in-context learning,","venue":null,"work_id":"430468d1-94ba-4380-bd3c-9b3dcb721e7d","year":2024},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.207170Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:ba293d91792dd786271816c7edd2f9a5e3330252a32fe5d00c22e14b802f0359","observation_id":"ca005bcc-805c-4c8e-b609-f3a738bba956","resolution":{"observed_at":"2026-08-11T13:54:23.333561Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.308942Z","title":"Self-reflection in llm agents: Effects on problem-solving performance,","venue":null,"work_id":"b0c2b502-56ef-4d68-8611-030b096d9f8a","year":2024},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.210534Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:cd0ef0a20737dc5730b021c2cda3cd5439e4741ad26809ba100e3f522054ac79","observation_id":"6c49108f-7954-4d66-b387-038177f10650","resolution":{"observed_at":"2026-08-11T13:54:23.317930Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.298117Z","title":"Huang et al","venue":null,"work_id":"9b1dc1a6-d2e9-4ba4-ac4a-b933b1d0d634","year":null},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.213850Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:208aeebf18aa904fcaa3ec9d8a84b10c2c5d4b3bfee2937db271962100e43b1b","observation_id":"6479b4dd-917f-4bfa-ae3f-0e73dd901ea3","resolution":{"observed_at":"2026-08-11T13:54:23.301750Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.287537Z","title":"Large language models for mathematical reasoning: Progresses and challenges,","venue":null,"work_id":"12b83366-7b48-4d42-95e2-1aabfc0f0f95","year":2024},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.217262Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:4bb3cace47718bfbda44dee9d87d8557ad29bf303ea02885e9c8d668bb3e9cd5","observation_id":"4d48d01d-deae-4c22-8e24-6dd9e0115612","resolution":{"observed_at":"2026-08-11T13:54:23.291269Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.276890Z","title":"Liu et al","venue":null,"work_id":"afa3e94d-2438-4c5c-8714-4880e6c3638b","year":null},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.220871Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:99e8bf064eb7a71a5717f337f4e9193e8338cf8b86353a1bae7c55861f347129","observation_id":"93a0c3ef-b092-4450-a389-19b542fdf9f0","resolution":{"observed_at":"2026-08-11T13:54:23.280339Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.265677Z","title":"Design of analog cmos integrated circuits","venue":null,"work_id":"e1f8b71e-5f82-4378-806a-975ec1d352ff","year":null},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.224348Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:b7d4cbc76ee8c224281fbbc8fcb08e1077d45ba15ac75f1c625379c5f96ceb8a","observation_id":"068535be-5313-464d-b10e-6a2eb9928d03","resolution":{"observed_at":"2026-08-11T13:54:23.270135Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T13:54:23.253663Z","title":"Analogdesigntoolbox","venue":null,"work_id":"e6978ec5-1f46-4bd1-b77c-9dd762b2f158","year":null},"citing_paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-11T13:54:23.227626Z"},"links":{"citing_paper":"/paper/2412.19824"},"observation_digest":"sha256:c734fc271e32b80ae9342951da11c73db7415d0f31ded26111f4f9f74e417afd","observation_id":"94c4fc60-52ce-48a4-bb01-aff04afdd3b4","resolution":{"observed_at":"2026-08-11T13:54:23.258189Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2412.19824","last_updated":"2025-06-16T03:21:40Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-11T13:48:05.869603Z","submitted_at":"2024-12-17T09:08:08Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models"},"reference_resolution":{"displayed":24,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":24},"total_outbound_references":24},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"thesis":"As of 13 August 2026, this Paper Citation Record lists 24 of 24 outbound references and 4 inbound Pith citation observations for arXiv:2412.19824."}