{"as_of":"2026-08-22T21:45:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:a498773c9caa37b3985f408d6e3ca1b8c128d276392ea02b9414ad4f799d13b7","coverage":[{"denominator":35,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":35,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-10T21:26:20.594403Z","state":"measured"},{"denominator":40,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":40,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-22T06:32:14.747728+00:00","state":"measured"},{"denominator":5,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":5,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T10:45:07.103704Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-11T21:31:14.851487Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.04908","snapshot_observed_at":"2026-08-07T10:45:07.103704Z","title":"Haven: Hallucination-mitigated llm for verilog code generation aligned with hdl engineers,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.04544","last_updated":"2025-07-08T19:43:08Z","snapshot_observed_at":"2026-08-17T16:58:09.499733Z","submitted_at":"2025-06-05T01:29:18Z","title":"hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation","version":2},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-07T10:45:07.103704Z"},"links":{"cited_paper":"/paper/2501.04908","citing_paper":"/paper/2506.04544"},"observation_digest":"sha256:863ae54f42759d43481d91f00d9cc5aaed7eff2eaa2934c8bddb463c5443d968","observation_id":"8f369cf8-5964-4cfe-8658-6817eca83ec7","resolution":{"observed_at":"2026-08-07T10:45:07.103704Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.04908","snapshot_observed_at":"2026-08-06T15:51:34.480702Z","title":"Haven: Hallucination-mitigated llm for verilog code generation aligned with hdl engineers,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-14T09:41:16.336800Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.480702Z"},"links":{"cited_paper":"/paper/2501.04908","citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:f268d53f0ef74cdfc9a43b55ddf5c74ab962e8de118fcfab9d9eb2db942c4d9d","observation_id":"ca366cb2-eb66-40aa-891a-bbea68d4b427","resolution":{"observed_at":"2026-08-06T15:51:34.480702Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.04908","snapshot_observed_at":"2026-08-05T16:28:23.466779Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-14T17:38:54.470556Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"reference_index":20,"source":"arxiv_source","source_observed_at":"2026-08-05T16:28:23.466779Z"},"links":{"cited_paper":"/paper/2501.04908","citing_paper":"/paper/2508.18462"},"observation_digest":"sha256:3946cf11494ed5314db4021a94c349b09c6ed727d826eb0ed352dcb0d27759fb","observation_id":"90e026dc-a184-4fba-91a6-8254070bdacb","resolution":{"observed_at":"2026-08-05T16:28:23.466779Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"cited_work":{"arxiv_id":"2501.04908","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2501.04908","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Haven: Hallucination-mitigated llm for verilog code generation aligned with hdl engineers","venue":null,"work_id":"c80f8f7c-0250-4e23-905d-22d5cc91a966","year":2025},"citing_paper":{"arxiv_id":"2604.18445","last_updated":"2026-04-28T04:59:28Z","snapshot_observed_at":"2026-08-12T20:32:54.184537Z","submitted_at":"2026-04-20T16:02:04Z","title":"AutoPPA: Automated Circuit PPA Optimization via Contrastive Code-based Rule Library Learning","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-05-10T04:37:25.421875Z"},"links":{"cited_paper":"/paper/2501.04908","citing_paper":"/paper/2604.18445"},"observation_digest":"sha256:3e1c9510e445950a949868b42ec04cd3019e9e0c577dab88a76f7e2b3e8b60cd","observation_id":"cd338a6f-fb55-422f-bfde-f49e6efea719","resolution":{"observed_at":"2026-05-10T12:10:23.046542Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"cited_work":{"arxiv_id":"2501.04908","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2501.04908","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Haven: Hallucination-mitigated llm for verilog code generation aligned with hdl engineers","venue":null,"work_id":"c80f8f7c-0250-4e23-905d-22d5cc91a966","year":2025},"citing_paper":{"arxiv_id":"2604.23602","last_updated":"2026-04-26T08:29:20Z","snapshot_observed_at":"2026-08-11T01:49:06.235364Z","submitted_at":"2026-04-26T08:29:20Z","title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-05-08T05:19:55.032967Z"},"links":{"cited_paper":"/paper/2501.04908","citing_paper":"/paper/2604.23602"},"observation_digest":"sha256:ea48638b8da6f652b2f2e83ffd07de2abba619c5a6e9b6a216315364cdf4120c","observation_id":"b20746bb-c2d5-450a-aff6-f90c945be39b","resolution":{"observed_at":"2026-05-11T21:31:14.856474Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2501.04908/citation-record","integrity":"/paper/2501.04908/integrity","json":"/paper/2501.04908/citation-record.json","paper":"/paper/2501.04908"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:21.175589Z","title":"Wizardcoder: Empowering code large language models with evol-instruct,","venue":null,"work_id":"e4667fcf-c5da-4f02-beb7-57948945c06b","year":2024},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.472815Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:6b6f9d33f1d5d6f1b4500820ddedf2957ce2f02adde0453f151ec96d2dc5c9a6","observation_id":"daaf1bcb-6641-4ae6-8163-14a96a84a06b","resolution":{"observed_at":"2026-08-10T21:26:21.179339Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:21.164188Z","title":"Octopack: Instruction tuning code large language models,","venue":null,"work_id":"bbc9f995-51c2-4cf4-b3e4-9187704e0a16","year":2024},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.476999Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:607245ece5850e9ca50e6405f9665a8cde77f7c7cdc16d76638fea290cc28d74","observation_id":"14582546-60c6-437a-926a-b5072363ff3d","resolution":{"observed_at":"2026-08-10T21:26:21.168150Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:21.153629Z","title":"Gpt-4 technical report,","venue":null,"work_id":"a8a9170f-3031-4d23-bab0-e213d56f3490","year":2024},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.480756Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:6a563c418be8ed7d4a31ad9fc9c23bc0a3ba4520723c229f6e4376499c25b328","observation_id":"328cddd1-1a7d-4130-877c-e2c018c81fdb","resolution":{"observed_at":"2026-08-10T21:26:21.157458Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:21.141791Z","title":"Magicoder: Source code is all you need,","venue":null,"work_id":"27055c79-a8aa-4631-bea1-a4d57b8dc7e5","year":2024},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.484533Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:232a824e75fc744d054a984acf66b364c6cd54bf04f3f303af030ae0ad665205","observation_id":"8dbec95d-a518-4f40-be3e-3138a1b70a7b","resolution":{"observed_at":"2026-08-10T21:26:21.146555Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:21.131562Z","title":"WizardLM: Empowering large language models to follow complex instructions,","venue":null,"work_id":"0af86b00-364d-418d-906f-fe36f9a49236","year":2024},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.488260Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:0be054ef36ed2a248801c2f8cdc5bd285d286b9275c75bf00fc9c82692b721c9","observation_id":"b5ce23f7-911f-414e-845a-428fc65cfbb9","resolution":{"observed_at":"2026-08-10T21:26:21.134975Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:21.119807Z","title":"Opencodeinterpreter: Integrating code generation with execution and refinement,","venue":null,"work_id":"a69077ab-3746-49ae-8c37-7519d892512c","year":2024},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.491948Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:76a289eaab07eb12f2deed6e646cbf860ca833a358feb1901b41f897f112ee22","observation_id":"8229ad1b-ff52-4004-85c6-1382879e62c6","resolution":{"observed_at":"2026-08-10T21:26:21.124290Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:21.107557Z","title":"Github copilot,","venue":null,"work_id":"09c7fad3-f32f-416d-9c85-1b9f437295aa","year":2021},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.495588Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:3e2b780af7b815aaafa959a35e0e82937a2ccbd47591a27f35362307cacd28b3","observation_id":"29433245-d598-4143-9ac9-88eb32b11932","resolution":{"observed_at":"2026-08-10T21:26:21.111876Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2107.03374","last_updated":"2021-07-14T17:16:02Z","snapshot_observed_at":"2026-08-20T20:50:23.483838Z","submitted_at":"2021-07-07T17:41:24Z","title":"Evaluating Large Language Models Trained on Code","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2107.03374","snapshot_observed_at":"2026-08-10T21:26:20.498929Z","title":"Evaluating large language models trained on code,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.498929Z"},"links":{"cited_paper":"/paper/2107.03374","citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:3046d287a8d01cb971e4ce3abaf5b12663ffc90f5b47f804330c189096fa3b6c","observation_id":"ec0eeca2-05e9-4a04-833e-69c0ef8311b6","resolution":{"observed_at":"2026-08-10T21:26:20.498929Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:21.096353Z","title":"Is your code generated by chatgpt really correct? rigorous evaluation of large language models for code generation,","venue":null,"work_id":"914b41ed-5ea2-4fd4-9fcc-c1b993d053b4","year":2024},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.502417Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:8d4ae0f9dfe9791edb554120562bcdfa07df5d6ac717fffb0f60f13fd72d8323","observation_id":"7559aa2f-075b-471e-8b5f-d2fdf76b1737","resolution":{"observed_at":"2026-08-10T21:26:21.100518Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:21.085738Z","title":"Verilogeval: Evaluating large language models for verilog code generation,","venue":null,"work_id":"8db5fb51-c1a6-4da2-9bd6-ba072c4d7350","year":2023},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.505699Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:d8a4b02386cb18db8fdf4efc01422b7b15afac4223d048002e52ffc5281e24cf","observation_id":"119e2290-3936-404e-b58b-6148110b03a0","resolution":{"observed_at":"2026-08-10T21:26:21.089458Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:20.509426Z","title":"Survey of hallucination in natural language generation,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.509426Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:ab1bff2b9c881f7d2acc45a2c5b1767c7e9991538f064ea512b3f4d800112522","observation_id":"9fd0bfc8-4714-4c8a-a11a-bf160d4c565c","resolution":{"observed_at":"2026-08-10T21:26:20.509426Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2405.00253","last_updated":"2025-01-21T02:45:49Z","snapshot_observed_at":"2026-08-16T13:56:25.863482Z","submitted_at":"2024-04-30T23:56:38Z","title":"CodeHalu: Investigating Code Hallucinations in LLMs via Execution-based Verification","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2405.00253","snapshot_observed_at":"2026-08-10T21:26:20.513365Z","title":"Codehalu: Investigating code hallucinations in llms via execution-based verification,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.513365Z"},"links":{"cited_paper":"/paper/2405.00253","citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:c41f4f281aeb4ca625571fd9f4b21f7f51ce4f052d36843ac3a3f77f3849de8a","observation_id":"41449508-abe7-4396-807c-5a7aa19aaa40","resolution":{"observed_at":"2026-08-10T21:26:20.513365Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:20.517114Z","title":"Exploring and evaluating hallucinations in llm-powered code generation,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.517114Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:e2dad1bdd274b1dbd49546d38b9415b92df191c6e24be9ab651c16a6c04e0843","observation_id":"9afc7fd4-678d-4d8e-b4ac-792f2498b07b","resolution":{"observed_at":"2026-08-10T21:26:20.517114Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:21.075162Z","title":"Starcoder: may the source be with you!","venue":null,"work_id":"a7354656-5d98-4989-b746-386ca59b5e25","year":null},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.520482Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:419fdce68004e3818c1c6722127ed007b19cca279fed8f1e2c48c535c7dea897","observation_id":"16971a95-6c28-4291-b6b8-3acb056e4eea","resolution":{"observed_at":"2026-08-10T21:26:21.079215Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2408.11053","last_updated":"2025-02-03T19:29:27Z","snapshot_observed_at":"2026-08-21T07:35:10.267703Z","submitted_at":"2024-08-20T17:58:56Z","title":"Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.11053","snapshot_observed_at":"2026-08-10T21:26:20.528037Z","title":"Revisiting verilogeval: Newer llms, in-context learning, and specification-to-rtl tasks,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.528037Z"},"links":{"cited_paper":"/paper/2408.11053","citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:7dea6d173878ea9d7fb346203161f5a88fb08ea8daac87210339ff6fd2faf419","observation_id":"324fce04-6a1d-46bb-9483-5656af0a1232","resolution":{"observed_at":"2026-08-10T21:26:20.528037Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:20.532118Z","title":"Rtlfixer: Automatically fixing rtl syntax errors with large language model,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.532118Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:5b7953620db183c4c865a304ba3839470ee9c75c61ece3e2beb2894551e159f2","observation_id":"0d660522-5e21-4e4b-b341-8d4019b40474","resolution":{"observed_at":"2026-08-10T21:26:20.532118Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:21.065360Z","title":"Origen: Enhancing rtl code generation with code-to-code augmentation and self-reflection,","venue":null,"work_id":"8041d390-0f46-40dd-92b5-5668a1744e31","year":2024},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.535604Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:598d9e253b8ec61fe8ccd0979f3ba480fbbec5d2e516d957ce23c033cc1a1fa9","observation_id":"fec93d85-1cf5-4c90-bacb-4e6ee14524b0","resolution":{"observed_at":"2026-08-10T21:26:21.068785Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:21.055061Z","title":"Fpga implementation of image enhancement using verilog hdl,","venue":null,"work_id":"d180db61-4092-4af0-ac31-67f4a87a2b02","year":2020},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.539241Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:353265a4342688778de3b6beccc34e64f0066c3427f7b6bbe8a71ff7fdf9184e","observation_id":"b4bb0fa9-df6e-406f-bfe6-e69281659bd8","resolution":{"observed_at":"2026-08-10T21:26:21.058342Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.5555/1502316","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:20.628051Z","title":"Lin, Digital System Designs and Practices: Using Verilog HDL and FPGAs","venue":null,"work_id":"7fe66e1a-5417-46fe-82fd-d018296fceed","year":2008},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.542717Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:b21eea82fab92eaa1fe63a0cc6c4af832723735c1b45d1183101415314b55860","observation_id":"7b19e6ed-2dc5-4b3e-b604-21097c7c339a","resolution":{"observed_at":"2026-08-10T21:26:20.633468Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:21.043251Z","title":"Rtlcoder: Outperforming GPT-3.5 in design RTL generation with our open-source dataset and lightweight solution,","venue":null,"work_id":"fba20758-d738-4b68-88b4-84356c5ae58f","year":2024},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.546688Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:caea4178c65e5c1f08b7bddc469c2c262d68f89ac1e62318c13e3f9b8dc58df5","observation_id":"f44032ee-810d-480b-bb64-aa5b0955c924","resolution":{"observed_at":"2026-08-10T21:26:21.047604Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:21.031392Z","title":"Autovcoder: A systematic framework for automated verilog code generation using llms,","venue":null,"work_id":"39b93d5e-0525-41a9-b565-7071a8f511bf","year":2024},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.550380Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:761bdedb7f5ed2c41fce5e6611a24159bfb1e6f4842222d84b2da7749236e773","observation_id":"e784e6e6-e70c-43e1-a60e-7a2b9a72fe8c","resolution":{"observed_at":"2026-08-10T21:26:21.035969Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:21.018867Z","title":null,"venue":null,"work_id":"80ddc6e4-218f-4db0-ad82-1efcbd39973c","year":2010},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.554082Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:0a91e4c6ae13636cd934b6f7ea6e6390f5073c370639c2a8fb68945b81c02edd","observation_id":"2e7aa60f-6424-4fa9-b20f-17de66f802ee","resolution":{"observed_at":"2026-08-10T21:26:21.022486Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:21.006368Z","title":"Palnitkar, Verilog® hdl: a guide to digital design and synthesis, second edition, 2nd ed","venue":null,"work_id":"7c54ac72-2a8a-4f07-90a4-3baf8715e227","year":2003},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.557493Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:7b9a9fe5d904d62f1712a1a45f543ec5f54406561082ff33e872c8c0c2589649","observation_id":"78da88c2-fcc4-4817-a957-f3973967c3a4","resolution":{"observed_at":"2026-08-10T21:26:21.010302Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:20.996045Z","title":null,"venue":null,"work_id":"ac28d109-3418-49ff-b8a1-9fce0fd6710c","year":2019},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.561012Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:7e3489d15a37e65585273f7ce3d4de26178e43ce54dd582cfb3cfcc89c431e75","observation_id":"26b0167a-cadc-49e4-962f-5f8f52667056","resolution":{"observed_at":"2026-08-10T21:26:20.999223Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:20.984110Z","title":"Popoloski, “Slang,” 2023, online","venue":null,"work_id":"c5f430ee-37e1-4b60-9420-905583e5b8fd","year":2023},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.564829Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:f9dd705aff4abedd0e4f61a9fd6e1449208d748229a0ce2d4fbb736a73382f95","observation_id":"7c35b929-827e-40b7-84a1-bf70aa4072eb","resolution":{"observed_at":"2026-08-10T21:26:20.988358Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2308.12950","last_updated":"2024-01-31T19:47:26Z","snapshot_observed_at":"2026-08-18T03:59:39.242039Z","submitted_at":"2023-08-24T17:39:13Z","title":"Code Llama: Open Foundation Models for Code","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2308.12950","snapshot_observed_at":"2026-08-10T21:26:20.568236Z","title":"Code llama: Open foundation models for code,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.568236Z"},"links":{"cited_paper":"/paper/2308.12950","citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:5caf5c9d23c7c950088b5f4bea6d8c2716e3a015dacc70ee614d0ecdfe048cea","observation_id":"58819cc1-bd82-42ce-a2ce-5c93c5e0903c","resolution":{"observed_at":"2026-08-10T21:26:20.568236Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2401.14196","last_updated":"2024-01-26T09:23:11Z","snapshot_observed_at":"2026-08-06T22:40:28.707813Z","submitted_at":"2024-01-25T14:17:53Z","title":"DeepSeek-Coder: When the Large Language Model Meets Programming -- The Rise of Code Intelligence","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2401.14196","snapshot_observed_at":"2026-08-10T21:26:20.572041Z","title":"Deepseek-coder: When the large language model meets programming – the rise of code intelligence,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.572041Z"},"links":{"cited_paper":"/paper/2401.14196","citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:1cdc21185154f68ec0c4e4fe6e14c404d996b012b9945ea8b079653cfa547ad3","observation_id":"2b6830f1-5e01-4fef-8653-df0f0bbfc53c","resolution":{"observed_at":"2026-08-10T21:26:20.572041Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2309.16609","last_updated":"2023-09-28T17:07:49Z","snapshot_observed_at":"2026-08-20T15:31:01.041088Z","submitted_at":"2023-09-28T17:07:49Z","title":"Qwen Technical Report","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2309.16609","snapshot_observed_at":"2026-08-10T21:26:20.575251Z","title":"Qwen technical report,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.575251Z"},"links":{"cited_paper":"/paper/2309.16609","citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:4b9f0fe27a33dfd82efe7698f835f762eb10c7ed16dd1bde061c3d0c06d9c767","observation_id":"1f839873-5ae3-49b6-8cf0-b6140574d896","resolution":{"observed_at":"2026-08-10T21:26:20.575251Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2311.00176","last_updated":"2024-04-04T20:18:57Z","snapshot_observed_at":"2026-08-19T22:56:40.589361Z","submitted_at":"2023-10-31T22:35:58Z","title":"ChipNeMo: Domain-Adapted LLMs for Chip Design","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2311.00176","snapshot_observed_at":"2026-08-10T21:26:20.578132Z","title":"Chipnemo: Domain-adapted llms for chip design,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.578132Z"},"links":{"cited_paper":"/paper/2311.00176","citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:0c77762db7a941e91456c19d091ffc2344f942cc215dd11dad440888d2ec4a8a","observation_id":"734068f0-e1d5-4a51-bc6c-b44eb7b2e300","resolution":{"observed_at":"2026-08-10T21:26:20.578132Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:20.581176Z","title":"Verigen: A large language model for verilog code generation,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.581176Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:f9d5ffb6ee685b95ca95bd18c6691bb475b948cb7c607e5d4816de674d07a170","observation_id":"75a4a9d6-44fd-4643-8241-8700d084bb47","resolution":{"observed_at":"2026-08-10T21:26:20.581176Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:20.970853Z","title":"Betterv: Controlled verilog generation with discriminative guidance,","venue":null,"work_id":"003ca8e3-190b-4fc5-946a-2c5b1e2b7223","year":2024},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.584020Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:57664bfd0f6f71174f88b8fe63b11ff0f847ac91f07f8a664bbd71d1ce167069","observation_id":"3db64489-ba0c-4c20-a82d-9e163053c385","resolution":{"observed_at":"2026-08-10T21:26:20.975747Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:20.957381Z","title":"Rtllm: An open-source benchmark for design rtl generation with large language model,","venue":null,"work_id":"0058c2fd-d0d3-470e-9c08-e0739bba00a9","year":null},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.586947Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:5c2af387fb5174a83b15e8e0e3247fe4c7ddb117b48cfd56616124cc286123fe","observation_id":"c7ab7378-5c46-4b99-9aed-456aa9d81e11","resolution":{"observed_at":"2026-08-10T21:26:20.962539Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-22T06:32:14.747728+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2406.11931","last_updated":"2024-06-17T13:51:35Z","snapshot_observed_at":"2026-08-14T04:42:19.578053Z","submitted_at":"2024-06-17T13:51:35Z","title":"DeepSeek-Coder-V2: Breaking the Barrier of Closed-Source Models in Code Intelligence","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2406.11931","snapshot_observed_at":"2026-08-10T21:26:20.594403Z","title":"Deepseek-coder-v2: Breaking the barrier of closed-source models in code intelligence,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.594403Z"},"links":{"cited_paper":"/paper/2406.11931","citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:3ffa9f8a1ea6c9d1349fb2683adbf975fec9711eb135c32b24a306cd3ea95118","observation_id":"58beb9ce-6e8d-4cd5-8c45-5419fcfbcaca","resolution":{"observed_at":"2026-08-10T21:26:20.594403Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2305.06161","last_updated":"2023-12-13T14:44:10Z","snapshot_observed_at":"2026-07-06T15:25:35.930688Z","submitted_at":"2023-05-09T08:16:42Z","title":"StarCoder: may the source be with you!","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2305.06161","snapshot_observed_at":"2026-08-10T21:26:20.523911Z","title":"Available: https://arxiv.org/abs/2305.06161","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":2023,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.523911Z"},"links":{"cited_paper":"/paper/2305.06161","citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:59624cfc71523b2a3b4c2c3c216e85a9981fbae5ac7a75c365d2e70cc742bc74","observation_id":"f0f2d0b1-38b6-4ec0-a04f-3cc3126cf304","resolution":{"observed_at":"2026-08-10T21:26:20.523911Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T21:26:20.590720Z","title":"Available: https://doi.org/10.1109/ASP-DAC58780.2024","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"reference_index":2024,"source":"pdf_text","source_observed_at":"2026-08-10T21:26:20.590720Z"},"links":{"citing_paper":"/paper/2501.04908"},"observation_digest":"sha256:940d8332bfbcd1804764d7b499f873ce5f4dbd121fff4a6438b9fe3a4383f2f4","observation_id":"20f65a1a-7c6d-468b-a6c6-a934b98be680","resolution":{"observed_at":"2026-08-10T21:26:20.590720Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","latest_version":1,"primary_category":"cs.PL","snapshot_observed_at":"2026-08-12T10:00:40.188983Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers"},"reference_resolution":{"displayed":35,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":16,"verified_exact":1,"verified_fuzzy":18},"total_outbound_references":35},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-22T06:32:14.747728+00:00","source":"crossref"},{"observed_at":"2026-08-22T06:32:06.552537+00:00","source":"retraction_watch"}],"thesis":"As of 22 August 2026, this Paper Citation Record lists 35 of 35 outbound references and 5 inbound Pith citation observations for arXiv:2501.04908."}