{"as_of":"2026-08-12T15:17:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:095fb97e0aa103021447c4800858a90a3d663b7d3ba95cb97d55bb0cbd7c1479","coverage":[{"denominator":58,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":58,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-10T19:57:25.710951Z","state":"measured"},{"denominator":58,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":58,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-12T06:34:41.77262+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2501.09588/citation-record","integrity":"/paper/2501.09588/integrity","json":"/paper/2501.09588/citation-record.json","paper":"/paper/2501.09588"},"outbound":[{"citation":{"cited_paper":{"arxiv_id":"2106.04554","last_updated":"2021-06-15T07:56:19Z","snapshot_observed_at":"2026-08-06T03:10:18.577912Z","submitted_at":"2021-06-08T17:43:08Z","title":"A Survey of Transformers","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2106.04554","snapshot_observed_at":"2026-08-10T19:57:25.545994Z","title":"A Survey of Transformers,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.545994Z"},"links":{"cited_paper":"/paper/2106.04554","citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:6824aee168d25cb62a1f6d03fc91cc8b1787737c05afe11748887ad550c4adaa","observation_id":"3c55e579-f107-4e74-abcc-55ec52014908","resolution":{"observed_at":"2026-08-10T19:57:25.545994Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2204.02311","last_updated":"2022-10-05T06:02:24Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2022-04-05T16:11:45Z","title":"PaLM: Scaling Language Modeling with Pathways","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2204.02311","snapshot_observed_at":"2026-08-10T19:57:25.550056Z","title":"PaLM: Scaling Language Modeling with Pathways,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.550056Z"},"links":{"cited_paper":"/paper/2204.02311","citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:8da5163dcdfbb7c4c8e70c5d95364aec9d39746f25942c55553afb6ae178312a","observation_id":"117f2e8f-9a25-4caa-ac56-ed18632e9974","resolution":{"observed_at":"2026-08-10T19:57:25.550056Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2005.14165","last_updated":"2020-07-22T19:47:17Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2020-05-28T17:29:03Z","title":"Language Models are Few-Shot Learners","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2005.14165","snapshot_observed_at":"2026-08-10T19:57:25.553173Z","title":"Language Models are Few -Shot Learners,","venue":null,"work_id":null,"year":2005},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.553173Z"},"links":{"cited_paper":"/paper/2005.14165","citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:750e2144d6c71601a3f8f0ae0d181af072dc80884a587bba64dfbbf603629d75","observation_id":"eacd8b23-aa78-4bb1-ab5d-429a9414ffbc","resolution":{"observed_at":"2026-08-10T19:57:25.553173Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2109.01652","last_updated":"2022-02-08T20:26:45Z","snapshot_observed_at":"2026-08-10T07:52:08.606999Z","submitted_at":"2021-09-03T17:55:52Z","title":"Finetuned Language Models Are Zero-Shot Learners","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2109.01652","snapshot_observed_at":"2026-08-10T19:57:25.556421Z","title":"Finetuned Language Models Are Zero -Shot Learners,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.556421Z"},"links":{"cited_paper":"/paper/2109.01652","citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:97acdfe08e7189675499571e7337514922c8262e102265094c00cf993a47e840","observation_id":"71009349-d27e-43f9-8569-18aa954691f4","resolution":{"observed_at":"2026-08-10T19:57:25.556421Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2305.14314","last_updated":"2023-05-23T17:50:33Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2023-05-23T17:50:33Z","title":"QLoRA: Efficient Finetuning of Quantized LLMs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2305.14314","snapshot_observed_at":"2026-08-10T19:57:25.559420Z","title":"QLoRA: Efficient Finetuning of Quantized LLMs,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.559420Z"},"links":{"cited_paper":"/paper/2305.14314","citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:601f936d4d4bbdfc879d2b0a6001566da9654fbe2ff56958456122c0f6b67d18","observation_id":"876d4f03-486c-4c91-bef7-708ec2a59a40","resolution":{"observed_at":"2026-08-10T19:57:25.559420Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2106.09685","last_updated":"2021-10-16T18:40:34Z","snapshot_observed_at":"2026-08-11T08:20:29.798517Z","submitted_at":"2021-06-17T17:37:18Z","title":"LoRA: Low-Rank Adaptation of Large Language Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2106.09685","snapshot_observed_at":"2026-08-10T19:57:25.562976Z","title":"LoRA: Low -Rank Adaptation of Large Language Models,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.562976Z"},"links":{"cited_paper":"/paper/2106.09685","citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:ba00312d5ef3c561b1ff234ba49c328d3710f7bbf8ea6970abe5fab627b1166e","observation_id":"28df73f9-8af0-4e54-bd97-50e73a9d6d80","resolution":{"observed_at":"2026-08-10T19:57:25.562976Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2205.05638","last_updated":"2022-08-26T16:23:29Z","snapshot_observed_at":"2026-07-06T13:08:59.614061Z","submitted_at":"2022-05-11T17:10:41Z","title":"Few-Shot Parameter-Efficient Fine-Tuning is Better and Cheaper than In-Context Learning","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2205.05638","snapshot_observed_at":"2026-08-10T19:57:25.567549Z","title":"Few -Shot Parameter-Efficient Fine-Tuning is Better and Cheaper than In -Context Learning,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.567549Z"},"links":{"cited_paper":"/paper/2205.05638","citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:08ba78d2f72da5edec66cee6f62d6778c9bfb00b1cd46b7e169df353bd90c779","observation_id":"c6d2fe52-1b51-4fe7-bde2-3294377bbf3b","resolution":{"observed_at":"2026-08-10T19:57:25.567549Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1902.00751","last_updated":"2019-06-13T17:48:30Z","snapshot_observed_at":"2026-07-06T07:30:44.870185Z","submitted_at":"2019-02-02T16:29:47Z","title":"Parameter-Efficient Transfer Learning for NLP","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1902.00751","snapshot_observed_at":"2026-08-10T19:57:25.571044Z","title":"Parameter -Efficient Transfer Learning for NLP,","venue":null,"work_id":null,"year":1902},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.571044Z"},"links":{"cited_paper":"/paper/1902.00751","citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:aafd17820041af336d708488c62ea973aa6d5c10c8854354147622a0e8d9ccfa","observation_id":"f1c405ac-8e3f-451a-a61a-e35529c285b7","resolution":{"observed_at":"2026-08-10T19:57:25.571044Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.267299Z","title":"PANTHER: A Programmable Architecture for Neural Network Training Harnessing Energy -Efficient ReRAM,","venue":null,"work_id":"a3924d6c-c9f0-45db-8c3a-62debdc73b88","year":2020},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.574504Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:e409d9280a1f210a7441cb66e8cf6fbeb4d0b57dc00b15fb822f570ee9a0de44","observation_id":"f0d8bb4c-5bd0-4e0d-9aac-69b397b1a778","resolution":{"observed_at":"2026-08-10T19:57:26.269842Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.260094Z","title":"Architectures and Circuits for Analog -memory-based Hardware Accelerators for Deep Neural Networks,","venue":null,"work_id":"cb998b5b-baac-4654-8363-e24b22127599","year":2023},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.577125Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:66c8d6251c8768693c332b43f1ce9de9ebf0324070326584779189c7b2ef2851","observation_id":"168e76b8-0b88-41ca-94dd-3ef5f0fefc45","resolution":{"observed_at":"2026-08-10T19:57:26.263192Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.252362Z","title":"On Endurance of Processing in (Nonvolatile) Memory,","venue":null,"work_id":"6280b59c-a356-4a99-9a77-aa2a6fe49f87","year":2023},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.579992Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:be3ad8bbcc1204e392e40471c4fcd2edecaf2fb2605f13206928d9adb14abd67","observation_id":"a2375e67-5ad4-4d37-b762-2875af6ff623","resolution":{"observed_at":"2026-08-10T19:57:26.255646Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.244963Z","title":"X -Former: In- Memory Acceleration of Transformers,","venue":null,"work_id":"bd093580-195e-4789-8798-c50af817ba0f","year":2023},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.583778Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:937f25c86180e70cecaca3b9f130085c30c10d9913a871085aa955ee70e6dc08","observation_id":"5c27eb91-eac3-4ee4-b77e-ca4237d4110b","resolution":{"observed_at":"2026-08-10T19:57:26.248263Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.236953Z","title":"Noise Injection Adaption: End -to-End ReRAM Crossbar Non-ideal Effect Adaption for Neural Network Mapping,","venue":null,"work_id":"13420804-446d-47ae-9ac0-ae32ab2fc85d","year":2019},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.586277Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:d86b06b5a95e74463d134958633abfab8440d7201ad92c5dd5129ef81f892fac","observation_id":"f255cabe-4cdd-420c-afc1-8801e4946a08","resolution":{"observed_at":"2026-08-10T19:57:26.239671Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.228356Z","title":"Temperature -Resilient RRAM -Based In -Memory Computing for DNN Inference,","venue":null,"work_id":"fc424ba5-4959-4630-a5ab-e71084402d13","year":2022},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.588640Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:7446210c3d3e269de306b05af18a235d7da6217d1924694b7c74a7bc8b4895d7","observation_id":"90e73415-dc8d-4947-a7da-5703e7d18abe","resolution":{"observed_at":"2026-08-10T19:57:26.231465Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.220884Z","title":"Fault -Free: A Framework for Analysis and Mitigation of Stuck -at-Fault on Realistic ReRAM -Based DNN Accelerators,","venue":null,"work_id":"66b782a1-1ae2-4a6a-98ce-1d786ce2be70","year":2011},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.592211Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:8377bdd622389c1893fbd9ec2785e61af964561bdaecab1e20ffc4a8f03f9f82","observation_id":"d1051442-6691-447d-a476-138e8a36c07d","resolution":{"observed_at":"2026-08-10T19:57:26.224057Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.212442Z","title":"Long live TIME: Improving lifetime for training -in- memory engines by structured gradient sparsification,","venue":null,"work_id":"68a2d04b-6897-4cf4-a703-d439bc3c3a63","year":2018},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.596008Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:af7b05d711736fd815c1214dbb7207d8bf4cd3242fb892a36c16292bc82ee373","observation_id":"45a866b3-18dd-44e5-b14a-c3482e53db50","resolution":{"observed_at":"2026-08-10T19:57:26.216748Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.205517Z","title":"In -datacenter performance analysis of a tensor processing unit.,","venue":null,"work_id":"25248f6c-77e1-4a7c-8923-8564c48928e7","year":2017},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.599107Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:a571e6c82e566c8225cb28643470506cd282e1d8d5c3db528500eb7ddff30113","observation_id":"60d022da-fb00-4117-be61-f1b76d2f97ea","resolution":{"observed_at":"2026-08-10T19:57:26.208162Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2304.01433","last_updated":"2023-04-20T22:25:51Z","snapshot_observed_at":"2026-07-06T15:11:43.266427Z","submitted_at":"2023-04-04T00:52:46Z","title":"TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2304.01433","snapshot_observed_at":"2026-08-10T19:57:25.601529Z","title":"TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.601529Z"},"links":{"cited_paper":"/paper/2304.01433","citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:d70a3de31ff31c26df5f1ef374a06d12acffbbd364b575a09085b188e7de4927","observation_id":"b4d97b64-c960-48b9-95e1-91207dbc4d7c","resolution":{"observed_at":"2026-08-10T19:57:25.601529Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.199417Z","title":"A survey of architectural approaches for improving GPGPU performance, programmability and heterogeneity,","venue":null,"work_id":"332d77ec-f343-4812-bedb-cdb7daf4685a","year":2019},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.604345Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:0709936f1d31afa9f29d25063fc7412f6b697798bdc1291ebba5a061791789c3","observation_id":"2c0fdcda-3b4f-4317-918a-ac22ee9eb833","resolution":{"observed_at":"2026-08-10T19:57:26.202014Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.193069Z","title":"ISAAC: a convolutional neural network accelerator with in -situ analog arithmetic in crossbars.,","venue":null,"work_id":"68792a0e-9d2f-41f8-934f-f410535d13d0","year":2016},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.606565Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:919d062c31338e393046346c37a1651696a38476c333469a1389ac40c1dce19e","observation_id":"c346e023-3ef8-463b-bac5-366fee842bec","resolution":{"observed_at":"2026-08-10T19:57:26.195717Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.185053Z","title":"ReTransformer: ReRAM -based Processing-in-Memory Architecture for Transformer Acceleration,","venue":null,"work_id":"63bc988c-98f2-453e-901c-95cde7c11c3c","year":2020},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.608816Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:1e4a1c2a42c995f049c0e8ed101a76dac946513a1bacd8e89f834e000356fc8f","observation_id":"c2ad91cb-6f7a-4fb9-a154-ee104ba7c076","resolution":{"observed_at":"2026-08-10T19:57:26.187761Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.178275Z","title":"AccelTran: A Sparsity -Aware Accelerator for Dynamic Inference with Transformers,","venue":null,"work_id":"b69d747a-0c42-465b-b7ec-9549ae1dd31a","year":2023},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.611012Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:d6bff8d2a985acf048733faaf9fbf25afe14bb99d447cb9d84b1a1fad5fd457c","observation_id":"a562f99a-a5a9-44af-81d0-a0dbc55a0625","resolution":{"observed_at":"2026-08-10T19:57:26.180961Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.170067Z","title":"A Framework for Accelerating Transformer-Based Language Model on ReRAM -Based Architecture,","venue":null,"work_id":"03c10095-f399-4511-9cce-a41bc5ef4d1f","year":2022},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.612842Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:095a2417cbd8da25bf1696ed67d3533aaa37267b2d468ea013ecc99f41f0621d","observation_id":"99d5c5d9-f86a-4aed-bbe8-8316cced879a","resolution":{"observed_at":"2026-08-10T19:57:26.172799Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.162041Z","title":"FTRANS: Energy -Efficient Acceleration of Transformers Using FPGA,","venue":null,"work_id":"732b0c43-79f4-4f83-ba76-a995b5d89f59","year":2020},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.615007Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:16f6cc824bb51f68e561102047cfbeebb71bd7eeefe6ba5a6eb89dc1be290f78","observation_id":"cd37129c-1cbe-49da-a750-ed8dc1cfd26a","resolution":{"observed_at":"2026-08-10T19:57:26.164737Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.154076Z","title":"TransPIM: A Memory-based Acceleration via Software -Hardware Co -Design for Transformer,","venue":null,"work_id":"8d6e4da7-c7b0-49cd-b3a8-c55eb655f914","year":2022},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.617081Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:15d89efe5f68b3605de7ecb6382dfdd6b71368612fd80d3fe67adb4545bd2978","observation_id":"485262b5-0bc6-4e47-82f4-9d0c9da6fe3a","resolution":{"observed_at":"2026-08-10T19:57:26.156860Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.146077Z","title":"HAIMA: A Hybrid SRAM and DRAM Accelerator -in- Memory Architecture for Transformer,","venue":null,"work_id":"ed347950-5d7a-4e13-9c3a-95f09918fa7d","year":2023},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.619190Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:8b6db7722feab3827c89f55aa2616786cf085812ac03cf2d59f0cdd724de05e5","observation_id":"4636719f-7379-44fa-8410-ae518f10e874","resolution":{"observed_at":"2026-08-10T19:57:26.148772Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.139296Z","title":"H3D -Transformer: A Heterogeneous 3D (H3D) Computing Platform for Transformer Model Acceleration on Edge Devices,","venue":null,"work_id":"e5233bb8-f38d-4eb2-929b-8ea223119751","year":2024},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.621380Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:4fa841a76fe858e01dba1934164a6fee2779daaed219fe6920760726001e0bb0","observation_id":"79c7dbd1-f023-438f-b2c7-3d21844d6d40","resolution":{"observed_at":"2026-08-10T19:57:26.142092Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.131809Z","title":"SwiftTron: An efficient hardware accelerator for quantized transformers,","venue":null,"work_id":"e46f4c3b-fc9e-4c34-959e-f474b30018a6","year":2023},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.623967Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:9a036623926f6bd4fa1a73387370bf609ef1972b7e030313a3d51829cda05a7b","observation_id":"5175206a-fb3a-41cb-aa51-47be8e2f9685","resolution":{"observed_at":"2026-08-10T19:57:26.134658Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2101.00190","last_updated":"2021-01-01T08:00:36Z","snapshot_observed_at":"2026-08-12T12:37:28.207761Z","submitted_at":"2021-01-01T08:00:36Z","title":"Prefix-Tuning: Optimizing Continuous Prompts for Generation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2101.00190","snapshot_observed_at":"2026-08-10T19:57:25.626522Z","title":"Prefix -Tuning: Optimizing Continuous Prompts for Generation,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.626522Z"},"links":{"cited_paper":"/paper/2101.00190","citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:baa29e1adeac4e948e97d09df4caf7f6d78ef2ea0c5bc33cacca78e425b1098c","observation_id":"e50608dc-09f9-472b-bbd2-f233c8b6b520","resolution":{"observed_at":"2026-08-10T19:57:25.626522Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2004.03829","last_updated":"2020-09-21T05:09:59Z","snapshot_observed_at":"2026-07-06T09:10:51.624651Z","submitted_at":"2020-04-08T06:18:44Z","title":"Exploring Versatile Generative Language Model Via Parameter-Efficient Transfer Learning","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2004.03829","snapshot_observed_at":"2026-08-10T19:57:25.629509Z","title":"Exploring Versatile Generative Language Model Via Parameter -Efficient Transfer Learning,","venue":null,"work_id":null,"year":2004},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.629509Z"},"links":{"cited_paper":"/paper/2004.03829","citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:10d4350bfbfcaacc6a8315ac2015ffbef648fb4b1a142d34cf761ba09b2fe14d","observation_id":"47ec187b-fee5-4d25-a061-58d6168ffdd6","resolution":{"observed_at":"2026-08-10T19:57:25.629509Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:25.632716Z","title":"BitFit: Simple Parameter- efficient Fine-tuning for Transformer-based Masked Language-models,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.632716Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:0e5f4dace8c7513ead93dfb0a6546611c488ff8eed3f142db187d1f89859643d","observation_id":"fc05e335-411b-4858-b053-19d4125f24fc","resolution":{"observed_at":"2026-08-10T19:57:25.632716Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.125289Z","title":"A systematic methodology for characterizing scalability of DNN accelerators using SCALE-sim,","venue":null,"work_id":"fd379003-2410-4339-85fe-a3b8a6a9d6f6","year":2020},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.636151Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:b7300c26d2d4525a5b3947f0ed1bc6c4f8fe8a948930014ad018c9b45d9f8758","observation_id":"13124ae9-50c6-453a-ad39-a12998b972c0","resolution":{"observed_at":"2026-08-10T19:57:26.128012Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.117457Z","title":"Small Pitch, High Aspect Ratio Via -Last TSV Module,","venue":null,"work_id":"b9879292-498c-4fa2-9121-4029781e62c7","year":2016},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.638961Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:201c80a38a5344ac4a6931a7456aabbfece2a78e5ddc7d4140ae41c9d0cf112a","observation_id":"f365439c-6ca2-4cc6-96f3-2edd978b79af","resolution":{"observed_at":"2026-08-10T19:57:26.120667Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.110252Z","title":"System on integrated chips (SoIC(TM) for 3D heterogeneous integration,","venue":null,"work_id":"ec90bffe-944e-47ed-9708-efb3c3999d21","year":2019},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.642184Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:6aebb565d33740a1101d7843e90a48a7d4e8c946c3a095151d371b8f5120fdb7","observation_id":"631e8974-2c85-4107-88d3-0d53a2d720ea","resolution":{"observed_at":"2026-08-10T19:57:26.113223Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.102495Z","title":"3D Packaging for Heterogeneous Integration,","venue":null,"work_id":"05d227a7-ee74-42ae-8872-171543059e7e","year":2022},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.646022Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:955da4e4af41b5ecc092cc4547bd29922c251a865b7ad32bd825a7a0daf4ed43","observation_id":"e1b84290-001d-4979-bda6-84af462d95cc","resolution":{"observed_at":"2026-08-10T19:57:26.105188Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.095390Z","title":"An Overview of the Development of a GPU with Integrated HBM on Silicon Interposer,","venue":null,"work_id":"b8fcbbea-00b5-4724-83f9-f46af95a44d5","year":2016},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.648903Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:5af28e50088ac8503a52df6172d34ed651bd49bd6e6ab4387fe18c886e25a6cd","observation_id":"3f46f603-84a6-4707-a307-c4d5b52752d9","resolution":{"observed_at":"2026-08-10T19:57:26.098253Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.087471Z","title":"https://ddr-phy.org/,","venue":null,"work_id":"f2a1a88d-aa64-4bc3-8941-26a37fd0c965","year":null},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.651524Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:3f3f42bf0e63b83ca4aebfe86df8fb63a0ca04add8f7638f979e97e6f0a032d7","observation_id":"621d3e7c-56d0-45aa-b42d-2377d44a2687","resolution":{"observed_at":"2026-08-10T19:57:26.090146Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.079246Z","title":"PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning,","venue":null,"work_id":"a6cc6659-3cf7-4a01-8d8c-dee07d6d54fa","year":2017},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.654227Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:6d879c735c8b8c3f41766f79078beb5d1234f6ba4e3453c422227e8ebcf5bafe","observation_id":"325bb812-703d-4437-9ea4-3f98344e4373","resolution":{"observed_at":"2026-08-10T19:57:26.082042Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2307.08691","last_updated":"2023-07-17T17:50:36Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2023-07-17T17:50:36Z","title":"FlashAttention-2: Faster Attention with Better Parallelism and Work Partitioning","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2307.08691","snapshot_observed_at":"2026-08-10T19:57:25.657529Z","title":"FlashAttention-2: Faster Attention with Better Parallelism and Work Partitioning,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.657529Z"},"links":{"cited_paper":"/paper/2307.08691","citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:b78c8e8648b1cfbd365cdb40851b4a31324aa78fb0b2d94689e420b99c3a1b93","observation_id":"0417ff11-7fe2-4433-82fc-3b7633ee5dba","resolution":{"observed_at":"2026-08-10T19:57:25.657529Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.071960Z","title":"Demystifying 3D ICs: the pros and cons of going vertical,","venue":null,"work_id":"5a451a3d-1469-49ed-b4ef-384a56891646","year":2005},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.660768Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:70183a020514f208e81e6b1b747c14f5337116070b12b3ec09a5463489b34e7c","observation_id":"997c0b8d-e793-44a5-92df-69837469eef7","resolution":{"observed_at":"2026-08-10T19:57:26.074650Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.066192Z","title":"An overview of through-silicon-via technology and manufacturing challenges,","venue":null,"work_id":"eeaae023-ea7b-4b40-ab61-b5c0e4215320","year":2015},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.663691Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:615a577f155433c0e22bc40136bb07af377bc5e47e68ba95e222b79ae75106b1","observation_id":"d9d94566-870c-4def-a5ed-d86b7401f886","resolution":{"observed_at":"2026-08-10T19:57:26.068312Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.059290Z","title":"Florets for Chiplets: Data Flow -aware High - Performance and Energy -efficient Network -on-Interposer for CNN Inference Tasks,","venue":null,"work_id":"6082d6fb-d2c4-4ffd-9ccc-4d7deee19301","year":2023},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.666293Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:29abf706c478d81d3af1ac0c78da38fda9edff2dcd076523ee236bc4bfd6e95e","observation_id":"e3f95635-d0b3-45ec-b1de-4985c1625035","resolution":{"observed_at":"2026-08-10T19:57:26.062146Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.051602Z","title":"A Survey of Design and Optimization for Systolic Array - based DNN Accelerators,","venue":null,"work_id":"82fb0dd6-5865-440d-8b45-3e3a35ed9544","year":2023},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.669182Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:cd656250d6bd1d947292ac46ff9793ef9fd12237487c4d8bf9127140306eec71","observation_id":"5f754dd8-36d3-4a6b-9c19-7efcb55dcf79","resolution":{"observed_at":"2026-08-10T19:57:26.054959Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2110.02861","last_updated":"2022-06-20T16:05:15Z","snapshot_observed_at":"2026-08-12T09:32:12.775317Z","submitted_at":"2021-10-06T15:43:20Z","title":"8-bit Optimizers via Block-wise Quantization","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2110.02861","snapshot_observed_at":"2026-08-10T19:57:25.671736Z","title":"8-bit Optimizers via Block-wise Quantization,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.671736Z"},"links":{"cited_paper":"/paper/2110.02861","citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:b20760f2ace6f6065ac72581afb17768f78403958577de66b86b0b74c3cd39b4","observation_id":"e8dc9f2c-94ec-4702-896d-390e59653968","resolution":{"observed_at":"2026-08-10T19:57:25.671736Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1910.03771","last_updated":"2020-07-14T03:42:34Z","snapshot_observed_at":"2026-07-06T08:27:58.343233Z","submitted_at":"2019-10-09T03:23:22Z","title":"HuggingFace's Transformers: State-of-the-art Natural Language Processing","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1910.03771","snapshot_observed_at":"2026-08-10T19:57:25.674792Z","title":"HuggingFace’s Transformers: State -of-the-Art Natural Language Processing,","venue":null,"work_id":null,"year":1910},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.674792Z"},"links":{"cited_paper":"/paper/1910.03771","citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:3623ec3ee524e49728bf993404a33a5921c8a25e1956e947664b52ce84e7c2fc","observation_id":"723aa4a0-6716-4f7f-8f0d-56d8054e724e","resolution":{"observed_at":"2026-08-10T19:57:25.674792Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1606.05250","last_updated":"2016-10-11T02:42:36Z","snapshot_observed_at":"2026-08-08T11:05:45.903773Z","submitted_at":"2016-06-16T16:36:00Z","title":"SQuAD: 100,000+ Questions for Machine Comprehension of Text","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1606.05250","snapshot_observed_at":"2026-08-10T19:57:25.677368Z","title":"SQUAD: 100,000+Questions for Machine Comprehension of Text,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.677368Z"},"links":{"cited_paper":"/paper/1606.05250","citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:de8964cdbf7936e3227de29115f3502188efbfd8a2120ae8d23bffe6ffc0a537","observation_id":"3371ec60-4deb-4c68-8256-fd79bf658bed","resolution":{"observed_at":"2026-08-10T19:57:25.677368Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.042516Z","title":"DNN+NeuroSim V2.0: An end -to-end benchmarking framework for compute -in-memory accelerators for on -chip training,","venue":null,"work_id":"8c21956a-3cd2-4b87-8eb1-333b46c345ab","year":2021},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.680884Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:8a6a4727580fde9b740e90b6ceef669de6a3a1cdfbb8f7fa01f6ef7544a31759","observation_id":"44cdd50a-c278-4c17-94e1-8ae0b7df8220","resolution":{"observed_at":"2026-08-10T19:57:26.046508Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.035068Z","title":"Detailed and Flexible Cycle-Accurate Network-on-Chip Simulator,","venue":null,"work_id":"5480a1f2-bc1c-4535-a2ee-6dceb1799373","year":2013},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.683424Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:c3593c5a346885fce37c9bb4e58c48aa39ff9f8e69cd51eb18ae617c42239fca","observation_id":"5387f648-941c-47bd-aa35-e8740c98809c","resolution":{"observed_at":"2026-08-10T19:57:26.038027Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.026449Z","title":"https://huggingface.co/docs/peft/en/index,","venue":null,"work_id":"c48d5a50-2433-4e87-b40a-3d9b4e333ca6","year":null},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.686015Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:a8352b707cbcc2af4a92b0d2465e9ed923a978263636147e0a8f3565e59d6b89","observation_id":"d3c34763-2590-4893-b43d-4bd0ce19fde4","resolution":{"observed_at":"2026-08-10T19:57:26.029242Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.018287Z","title":"Cost analysis and cost-driven IP reuse methodology for SoC design based on 2.5D/3D integration,","venue":null,"work_id":"612b959a-57c6-43a0-a6f2-ece11e667422","year":2016},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.689033Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:31911c97cf76b7aa71131d1f05c0bbd2ce24acdb6127e84848092e460f86f707","observation_id":"a76e4e69-360e-4a79-af87-0bf741cc1e31","resolution":{"observed_at":"2026-08-10T19:57:26.021109Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:26.009908Z","title":"Temperature - and Cost-Aware Design of 3D Multiprocessor Architectures,","venue":null,"work_id":"e048c50e-da1d-4e7b-8bc0-f0977bfe1bb3","year":2009},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.692244Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:c51a4bc6bc8cb0de34a6201950a0ef80d3d5ae9f19ad1a3c372258c88c4030ab","observation_id":"d393243d-56f4-46d7-bc88-5838ac1e5abf","resolution":{"observed_at":"2026-08-10T19:57:26.013060Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:25.999837Z","title":"Cost Modeling and Analysis of TSV and Contactless 3D-ICs,","venue":null,"work_id":"8bb7ae5e-7cfb-4748-ae07-1d8e18242e60","year":2020},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.695281Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:18cfa2a67ea0b0c8a3d270fd7ec4eca1a6c306c5c3e311268a8e87bb1cc2dcae","observation_id":"cd57d947-d27b-403e-b265-c7afeee073bd","resolution":{"observed_at":"2026-08-10T19:57:26.004279Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:25.991381Z","title":"Cost and Thermal Analysis of High -Performance 2.5D and 3D Integrated Circuit Design Space,","venue":null,"work_id":"13d36448-2222-447b-9ef9-e3e1254c9025","year":2016},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.698697Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:c5e2fd4bc04c500042f7ff79abd008394c2ace2f51211967b3afc89de6e42e49","observation_id":"83d51ef1-df9f-4e9a-9655-3e5db5815628","resolution":{"observed_at":"2026-08-10T19:57:25.994960Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2305.14561","last_updated":"2025-08-16T21:40:11Z","snapshot_observed_at":"2026-07-06T15:32:06.975391Z","submitted_at":"2023-05-23T22:56:26Z","title":"NeFT: Negative Feedback Training to Improve Robustness of Compute-In-Memory DNN Accelerators","version":5},"cited_work":{"arxiv_id":"2305.14561","doi":null,"metadata_source":"pith","pith_arxiv_id":"2305.14561","snapshot_observed_at":"2026-08-10T19:57:25.732729Z","title":"NeFT: Negative Feedback Training to Improve Robustness of Compute-In-Memory DNN Accelerators","venue":"cs.LG","work_id":"151d11c1-5aa8-417d-9206-f46ca7bed044","year":2023},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.702293Z"},"links":{"cited_paper":"/paper/2305.14561","citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:be2cf19f495232e3937b99e3bd0ac8bdc9210d06bc889637ddcfb11a891cf489","observation_id":"21335bd2-5190-4a37-b544-8c758fb90143","resolution":{"observed_at":"2026-08-10T19:57:25.737683Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:25.982258Z","title":"Multi -objective optimization of ReRAM crossbars for robust DNN inferencing under stochastic noise,","venue":null,"work_id":"5080ba78-dab2-424c-be56-b48863fe380b","year":2021},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.704609Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:2f5d6603ff0f1c706e490bde77be07683c9cd8695c7f7df0d6a5fe72bc7b6223","observation_id":"b518d8ce-3036-4985-bab2-5f1f1efe0b84","resolution":{"observed_at":"2026-08-10T19:57:25.986263Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:25.974031Z","title":"Improving the robustness of analog deep neural networks through a Bayes -optimized noise injection approach,","venue":null,"work_id":"fd2ab2ca-0b0b-452b-912b-5f6def53bfbf","year":2023},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.707054Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:5b808ea76d1eae636f16a87b0482afa7667c558e05961ed621499c19c5125bb3","observation_id":"f7193338-624b-4808-9510-4cd89931fcba","resolution":{"observed_at":"2026-08-10T19:57:25.976892Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:25.965984Z","title":"AccuReD: High Accuracy Training of CNNs on ReRAM/GPU Heterogeneous 3D Architecture,","venue":null,"work_id":"a1470428-f093-43cc-8177-b8586b08406f","year":2020},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.708990Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:cb3e4f7a7486cf6e1cd39945da811969f302718f1b3871e5001a0c65a15fc53e","observation_id":"8a3bfc6d-dc2f-482f-91a5-05cc8bd53975","resolution":{"observed_at":"2026-08-10T19:57:25.969296Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T19:57:25.957321Z","title":"Newton: A DRAM -maker’s Accelerator -in-Memory (AiM) Architecture for Machine Learning,","venue":null,"work_id":"6240be9e-3e32-4969-b976-2c4e43095e9e","year":2020},"citing_paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures","version":1},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-10T19:57:25.710951Z"},"links":{"citing_paper":"/paper/2501.09588"},"observation_digest":"sha256:f7fe5e0099800662bb7cc055947fdea8436e75b6b3bf3b38a42ce3abc21b837e","observation_id":"348f180a-2033-4567-bd21-16e4ad6c6054","resolution":{"observed_at":"2026-08-10T19:57:25.960558Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-12T06:34:41.77262+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2501.09588","last_updated":"2025-01-16T15:11:33Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-12T13:36:14.406529Z","submitted_at":"2025-01-16T15:11:33Z","title":"Atleus: Accelerating Transformers on the Edge Enabled by 3D Heterogeneous Manycore Architectures"},"reference_resolution":{"displayed":58,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":16,"verified_exact":1,"verified_fuzzy":41},"total_outbound_references":58},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-12T06:34:41.77262+00:00","source":"crossref"},{"observed_at":"2026-08-12T06:34:36.333875+00:00","source":"retraction_watch"}],"thesis":"As of 12 August 2026, this Paper Citation Record lists 58 of 58 outbound references and 0 inbound Pith citation observations for arXiv:2501.09588."}