{"as_of":"2026-08-10T04:36:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:741877ac703dd94b4a01a892de355673236591b67dfe3dad4e52ee7b6685f99e","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":11,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":11,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":11,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":11,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T17:31:26.949092Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-04T09:49:43.794027Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2501.12084","last_updated":"2025-09-04T15:21:11Z","snapshot_observed_at":"2026-07-06T20:23:49.353473Z","submitted_at":"2025-01-21T12:19:02Z","title":"Dissecting the NVIDIA Hopper Architecture through Microbenchmarking and Multiple Level Analysis","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.12084","snapshot_observed_at":"2026-08-06T17:31:26.949092Z","title":"Dissecting the nvidia hopper architecture through microbenchmarking and multiple level analysis,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-09T07:02:09.208072Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:26.949092Z"},"links":{"cited_paper":"/paper/2501.12084","citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:57c13f03412be3220f86b80c12f0dbf19a42752f49a197073f05d08e5e89534d","observation_id":"960e8bc9-474a-4be0-afd7-896d3e088478","resolution":{"observed_at":"2026-08-06T17:31:26.949092Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2501.12084","last_updated":"2025-09-04T15:21:11Z","snapshot_observed_at":"2026-07-06T20:23:49.353473Z","submitted_at":"2025-01-21T12:19:02Z","title":"Dissecting the NVIDIA Hopper Architecture through Microbenchmarking and Multiple Level Analysis","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.12084","snapshot_observed_at":"2026-08-03T06:51:59.379321Z","title":"Shen Nie, Fengqi Zhu, Zebin You, Xiaolu Zhang, Jingyang Ou, Jun Hu, Jun Zhou, Yankai Lin, Ji-Rong Wen, and Chongxuan Li","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2601.21824","last_updated":"2026-01-29T15:10:13Z","snapshot_observed_at":"2026-08-07T10:55:01.281906Z","submitted_at":"2026-01-29T15:10:13Z","title":"DASH: Deterministic Attention Scheduling for High-throughput Reproducible LLM Training","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-03T06:51:59.379321Z"},"links":{"cited_paper":"/paper/2501.12084","citing_paper":"/paper/2601.21824"},"observation_digest":"sha256:0cdb472187334c0407e4e239aabed7f3cf4de016cf2b9aff975b52f06d5a2038","observation_id":"678fa017-c81b-4424-afa6-261562347232","resolution":{"observed_at":"2026-08-03T06:51:59.379321Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2501.12084","last_updated":"2025-09-04T15:21:11Z","snapshot_observed_at":"2026-07-06T20:23:49.353473Z","submitted_at":"2025-01-21T12:19:02Z","title":"Dissecting the NVIDIA Hopper Architecture through Microbenchmarking and Multiple Level Analysis","version":2},"cited_work":{"arxiv_id":"2501.12084","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2501.12084","snapshot_observed_at":"2026-07-04T09:49:43.794027Z","title":"Dissecting the nvidia hopper architecture through microbenchmarking and multiple level analysis","venue":null,"work_id":"bdb113a0-5345-41f0-ba33-aabfb55e2be5","year":2025},"citing_paper":{"arxiv_id":"2604.17834","last_updated":"2026-04-20T05:44:31Z","snapshot_observed_at":"2026-07-06T23:04:50.935335Z","submitted_at":"2026-04-20T05:44:31Z","title":"AsyncSparse: Accelerating Sparse Matrix-Matrix Multiplication on Asynchronous GPU Architectures","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-05-10T04:35:20.391571Z"},"links":{"cited_paper":"/paper/2501.12084","citing_paper":"/paper/2604.17834"},"observation_digest":"sha256:d237a93e771f7ad7377e769bd24eb31a36ae846a0291ab2cff251cb9a10b22ad","observation_id":"e69e4da4-8360-4be2-849e-c1862130d23a","resolution":{"observed_at":"2026-05-10T12:15:22.964401Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2501.12084","last_updated":"2025-09-04T15:21:11Z","snapshot_observed_at":"2026-07-06T20:23:49.353473Z","submitted_at":"2025-01-21T12:19:02Z","title":"Dissecting the NVIDIA Hopper Architecture through Microbenchmarking and Multiple Level Analysis","version":2},"cited_work":{"arxiv_id":"2501.12084","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2501.12084","snapshot_observed_at":"2026-07-04T09:49:43.794027Z","title":"Dissecting the nvidia hopper architecture through microbenchmarking and multiple level analysis","venue":null,"work_id":"bdb113a0-5345-41f0-ba33-aabfb55e2be5","year":2025},"citing_paper":{"arxiv_id":"2605.00555","last_updated":"2026-07-21T17:07:05Z","snapshot_observed_at":"2026-08-02T15:09:42.063495Z","submitted_at":"2026-05-01T10:46:38Z","title":"Sim-FA: A GPGPU Simulator Framework for Fine-Grained Asynchronous Pipeline Analysis","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-05-09T18:43:06.803528Z"},"links":{"cited_paper":"/paper/2501.12084","citing_paper":"/paper/2605.00555"},"observation_digest":"sha256:120d5f3d822980800632b69ae3013a5a8c36e28cd097e0a9bda1fe2b10f9d73e","observation_id":"c5c7ff95-99ea-4ad9-b1fb-3fae1958fd53","resolution":{"observed_at":"2026-05-11T16:06:26.907913Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2501.12084","last_updated":"2025-09-04T15:21:11Z","snapshot_observed_at":"2026-07-06T20:23:49.353473Z","submitted_at":"2025-01-21T12:19:02Z","title":"Dissecting the NVIDIA Hopper Architecture through Microbenchmarking and Multiple Level Analysis","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.12084","snapshot_observed_at":"2026-08-02T15:09:43.707096Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2605.00555","last_updated":"2026-07-21T17:07:05Z","snapshot_observed_at":"2026-08-02T15:09:42.063495Z","submitted_at":"2026-05-01T10:46:38Z","title":"Sim-FA: A GPGPU Simulator Framework for Fine-Grained Asynchronous Pipeline Analysis","version":3},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-02T15:09:43.707096Z"},"links":{"cited_paper":"/paper/2501.12084","citing_paper":"/paper/2605.00555"},"observation_digest":"sha256:c77af2fca6b583d00f52f24b7f6bd06f3c2ab06a96adc1ec3388af3bc3345cd8","observation_id":"cdc9811a-79b8-499e-ab7c-c0a075883548","resolution":{"observed_at":"2026-08-02T15:09:43.707096Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2501.12084","last_updated":"2025-09-04T15:21:11Z","snapshot_observed_at":"2026-07-06T20:23:49.353473Z","submitted_at":"2025-01-21T12:19:02Z","title":"Dissecting the NVIDIA Hopper Architecture through Microbenchmarking and Multiple Level Analysis","version":2},"cited_work":{"arxiv_id":"2501.12084","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2501.12084","snapshot_observed_at":"2026-07-04T09:49:43.794027Z","title":"Dissecting the nvidia hopper architecture through microbenchmarking and multiple level analysis","venue":null,"work_id":"bdb113a0-5345-41f0-ba33-aabfb55e2be5","year":2025},"citing_paper":{"arxiv_id":"2605.04178","last_updated":"2026-05-05T18:17:13Z","snapshot_observed_at":"2026-08-02T20:24:54.544573Z","submitted_at":"2026-05-05T18:17:13Z","title":"Microbenchmark-Driven Analytical Performance Modeling Across Modern GPU Architectures","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-05-08T18:23:44.730845Z"},"links":{"cited_paper":"/paper/2501.12084","citing_paper":"/paper/2605.04178"},"observation_digest":"sha256:22f40d1b0ddaf8b17aa45e55b3b2a0170be114f0531e34c61bf6b8e1b602d9b8","observation_id":"13fffc70-81ff-4b5f-98ac-cbcb0cff6043","resolution":{"observed_at":"2026-05-09T06:30:42.794844Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2501.12084","last_updated":"2025-09-04T15:21:11Z","snapshot_observed_at":"2026-07-06T20:23:49.353473Z","submitted_at":"2025-01-21T12:19:02Z","title":"Dissecting the NVIDIA Hopper Architecture through Microbenchmarking and Multiple Level Analysis","version":2},"cited_work":{"arxiv_id":"2501.12084","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2501.12084","snapshot_observed_at":"2026-07-04T09:49:43.794027Z","title":"Dissecting the nvidia hopper architecture through microbenchmarking and multiple level analysis","venue":null,"work_id":"bdb113a0-5345-41f0-ba33-aabfb55e2be5","year":2025},"citing_paper":{"arxiv_id":"2605.10905","last_updated":"2026-05-14T17:37:37Z","snapshot_observed_at":"2026-07-06T23:22:47.781940Z","submitted_at":"2026-05-11T17:46:01Z","title":"TLX: Hardware-Native, Evolvable MIMW GPU Compiler for Large-scale Production Environments","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-05-12T03:55:15.475044Z"},"links":{"cited_paper":"/paper/2501.12084","citing_paper":"/paper/2605.10905"},"observation_digest":"sha256:6b5e1a624e9f6f437e113dbff8ce50e0ae3f8f1436b6c60048b586e025eda695","observation_id":"675576ad-bf3b-46d0-9434-2ac1b5c33f0b","resolution":{"observed_at":"2026-05-12T03:56:21.779416Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2501.12084","last_updated":"2025-09-04T15:21:11Z","snapshot_observed_at":"2026-07-06T20:23:49.353473Z","submitted_at":"2025-01-21T12:19:02Z","title":"Dissecting the NVIDIA Hopper Architecture through Microbenchmarking and Multiple Level Analysis","version":2},"cited_work":{"arxiv_id":"2501.12084","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2501.12084","snapshot_observed_at":"2026-07-04T09:49:43.794027Z","title":"Dissecting the nvidia hopper architecture through microbenchmarking and multiple level analysis","venue":null,"work_id":"bdb113a0-5345-41f0-ba33-aabfb55e2be5","year":2025},"citing_paper":{"arxiv_id":"2605.10905","last_updated":"2026-05-14T17:37:37Z","snapshot_observed_at":"2026-07-06T23:22:47.781940Z","submitted_at":"2026-05-11T17:46:01Z","title":"TLX: Hardware-Native, Evolvable MIMW GPU Compiler for Large-scale Production Environments","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-05-15T05:08:56.760052Z"},"links":{"cited_paper":"/paper/2501.12084","citing_paper":"/paper/2605.10905"},"observation_digest":"sha256:d3bbcf69c17b485150689cb1d337ce6d43485a9e9d1ad4d489c1bd1298c80f77","observation_id":"982936eb-8b35-4a0d-b124-f62aadbfc7e6","resolution":{"observed_at":"2026-05-15T05:09:44.681107Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2501.12084","last_updated":"2025-09-04T15:21:11Z","snapshot_observed_at":"2026-07-06T20:23:49.353473Z","submitted_at":"2025-01-21T12:19:02Z","title":"Dissecting the NVIDIA Hopper Architecture through Microbenchmarking and Multiple Level Analysis","version":2},"cited_work":{"arxiv_id":"2501.12084","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2501.12084","snapshot_observed_at":"2026-07-04T09:49:43.794027Z","title":"Dissecting the nvidia hopper architecture through microbenchmarking and multiple level analysis","venue":null,"work_id":"bdb113a0-5345-41f0-ba33-aabfb55e2be5","year":2025},"citing_paper":{"arxiv_id":"2606.22588","last_updated":"2026-06-21T16:50:45Z","snapshot_observed_at":"2026-08-04T23:11:31.471702Z","submitted_at":"2026-06-21T16:50:45Z","title":"Non-Uniform L2 Cache Latency Across the Streaming Multiprocessors of an NVIDIA L40","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-06-26T09:35:42.284568Z"},"links":{"cited_paper":"/paper/2501.12084","citing_paper":"/paper/2606.22588"},"observation_digest":"sha256:a3681e70e71a2f095d8d54a7420363558426009fa342a022d3b4f8b43248b15e","observation_id":"d69472ea-d094-4ecd-abec-4a9f775317ab","resolution":{"observed_at":"2026-07-04T09:49:43.796564Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2501.12084","last_updated":"2025-09-04T15:21:11Z","snapshot_observed_at":"2026-07-06T20:23:49.353473Z","submitted_at":"2025-01-21T12:19:02Z","title":"Dissecting the NVIDIA Hopper Architecture through Microbenchmarking and Multiple Level Analysis","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.12084","snapshot_observed_at":"2026-07-11T22:11:17.609849Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.04031","last_updated":"2026-07-04T21:19:49Z","snapshot_observed_at":"2026-08-06T17:55:44.680404Z","submitted_at":"2026-07-04T21:19:49Z","title":"TileLens: Efficiently Using Large-Granularity Memory Systems with Transparent Two-Dimensional Memory Layout","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-07-11T22:11:17.609849Z"},"links":{"cited_paper":"/paper/2501.12084","citing_paper":"/paper/2607.04031"},"observation_digest":"sha256:cb32bbf39461b663fa74cfd39546d7adf4898c9628d2a22c608c3a36f3293bbb","observation_id":"4bc23676-0a0e-45e0-8478-fcc922e1fcd3","resolution":{"observed_at":"2026-07-11T22:11:17.609849Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2501.12084","last_updated":"2025-09-04T15:21:11Z","snapshot_observed_at":"2026-07-06T20:23:49.353473Z","submitted_at":"2025-01-21T12:19:02Z","title":"Dissecting the NVIDIA Hopper Architecture through Microbenchmarking and Multiple Level Analysis","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.12084","snapshot_observed_at":"2026-07-14T05:56:09.845073Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.11262","last_updated":"2026-07-13T08:45:24Z","snapshot_observed_at":"2026-08-09T05:05:44.826966Z","submitted_at":"2026-07-13T08:45:24Z","title":"GPU-Tile-Sim: A Tile-Centric GPU Simulation Framework for LLM Hardware-Software Co-Design","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-07-14T05:56:09.845073Z"},"links":{"cited_paper":"/paper/2501.12084","citing_paper":"/paper/2607.11262"},"observation_digest":"sha256:67c0edf96a0d22016c90cf901bcd5fb7610a5a346150e5bcdae7df180c92413e","observation_id":"17e1bd65-3bc7-4cdb-b3ac-1ead73719e1a","resolution":{"observed_at":"2026-07-14T05:56:09.845073Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2501.12084/citation-record","integrity":"/paper/2501.12084/integrity","json":"/paper/2501.12084/citation-record.json","paper":"/paper/2501.12084"},"outbound":[],"paper":{"arxiv_id":"2501.12084","last_updated":"2025-09-04T15:21:11Z","latest_version":2,"primary_category":"cs.DC","snapshot_observed_at":"2026-07-06T20:23:49.353473Z","submitted_at":"2025-01-21T12:19:02Z","title":"Dissecting the NVIDIA Hopper Architecture through Microbenchmarking and Multiple Level Analysis"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 11 inbound Pith citation observations for arXiv:2501.12084."}