{"as_of":"2026-08-11T12:25:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:da245d357cce028a5385eb7d23a7404e5439ecce671ae50b9dcebdbbf5be9f14","coverage":[{"denominator":36,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":36,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-10T16:58:07.029237Z","state":"measured"},{"denominator":36,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":36,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-11T06:34:44.6726+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2502.00028/citation-record","integrity":"/paper/2502.00028/integrity","json":"/paper/2502.00028/citation-record.json","paper":"/paper/2502.00028"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.856360Z","title":"Competition-level code generation with AlphaCode,","venue":null,"work_id":"a4355da3-7cc2-4c6e-809b-96dc438affe0","year":2022},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.845283Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:d243b9fbfb9f68b60ac5e877c1a55247b6e3bffaf835e6c1522e35ea7554ab4f","observation_id":"b7093240-ab6c-4c0a-84fe-ebfa0e99a476","resolution":{"observed_at":"2026-08-10T16:58:07.861271Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.03889","last_updated":"2024-07-04T12:29:06Z","snapshot_observed_at":"2026-08-10T16:52:08.796654Z","submitted_at":"2024-07-04T12:29:06Z","title":"Automated C/C++ Program Repair for High-Level Synthesis via Large Language Models","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.03889","snapshot_observed_at":"2026-08-10T16:58:06.851149Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.851149Z"},"links":{"cited_paper":"/paper/2407.03889","citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:e88e64fc681bcddcac88d761a9e8a8d0670e9b9f9ee6e660f3de59036ed781d2","observation_id":"2803b0bd-5706-476f-a255-e2aeaec39a59","resolution":{"observed_at":"2026-08-10T16:58:06.851149Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.840359Z","title":"Machine learning in advanced IC design: A methodological survey,","venue":null,"work_id":"25bcd2bb-f012-4b71-a18c-020e38514116","year":2023},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.856611Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:3d9f944e61b10a0258cabf4150e4bd0bb0ee56455522bba4f9a73c64952a2456","observation_id":"627e2d81-9841-4654-b030-40b7441c8b33","resolution":{"observed_at":"2026-08-10T16:58:07.845381Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2410.18582","last_updated":"2024-10-24T09:35:21Z","snapshot_observed_at":"2026-08-08T12:25:06.536607Z","submitted_at":"2024-10-24T09:35:21Z","title":"LLM-Aided Efficient Hardware Design Automation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2410.18582","snapshot_observed_at":"2026-08-10T16:58:06.861949Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.861949Z"},"links":{"cited_paper":"/paper/2410.18582","citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:ba3ea2122b61ba58aad5c4f43076b4ac95d5b6e700edf67f919a8d822062e41f","observation_id":"7e9da787-bbc1-4f5f-adb2-f6460e9d9bb6","resolution":{"observed_at":"2026-08-10T16:58:06.861949Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:06.867242Z","title":"Chang et al","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.867242Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:493836a1f0d6da0de01281066c9778368fbc50d8da7daa63f3208f1400a15f0c","observation_id":"604e7b5f-01d4-480e-91b7-5835acb3289b","resolution":{"observed_at":"2026-08-10T16:58:06.867242Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.824757Z","title":null,"venue":null,"work_id":"4253d362-e484-44be-b57b-31cf54cacb14","year":2024},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.872354Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:cb164c0ceb34a124a015e099eacf74167440b6159cd5349931f1ac8dcc14c377","observation_id":"a71f55a3-c91e-4026-b83f-0f648472c0e3","resolution":{"observed_at":"2026-08-10T16:58:07.829495Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2305.13243","last_updated":"2023-11-14T05:10:51Z","snapshot_observed_at":"2026-08-10T11:08:52.514336Z","submitted_at":"2023-05-22T17:13:33Z","title":"Chip-Chat: Challenges and Opportunities in Conversational Hardware Design","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2305.13243","snapshot_observed_at":"2026-08-10T16:58:06.878152Z","title":"Chip-chat: Chal- lenges and opportunities in conversational hardware design,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.878152Z"},"links":{"cited_paper":"/paper/2305.13243","citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:7171a72f15a5b39569f63b9df3618077acf4dccd3befb67497a206c7441a9b30","observation_id":"6adb2abd-946c-474b-81c6-ae3ebb331f6f","resolution":{"observed_at":"2026-08-10T16:58:06.878152Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.809331Z","title":"BetterV: Controlled verilog generation with discriminative guidance,","venue":null,"work_id":"499ff0f4-9611-4d02-9065-82b0e8eb23c8","year":2024},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.883475Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:2656f53466661c0d0b278a81b06087d418839e773c766a9bf4c3d64e24c2ed07","observation_id":"cf89072c-e25a-40cb-a0d6-fb9eef4ccea4","resolution":{"observed_at":"2026-08-10T16:58:07.814352Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-08T07:52:46.013774Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-08-10T16:58:06.890705Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.890705Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:1a35beead27f8c96083a721d124f072350a7c14794e7a1d6200cc78d981dcc60","observation_id":"e1d3f5d1-3747-4176-9e33-779c4bf5215b","resolution":{"observed_at":"2026-08-10T16:58:06.890705Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2107.03374","last_updated":"2021-07-14T17:16:02Z","snapshot_observed_at":"2026-08-08T11:58:24.516369Z","submitted_at":"2021-07-07T17:41:24Z","title":"Evaluating Large Language Models Trained on Code","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2107.03374","snapshot_observed_at":"2026-08-10T16:58:06.897536Z","title":"Chen et al","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.897536Z"},"links":{"cited_paper":"/paper/2107.03374","citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:f1f3958926ba365894d43fe05f61758c9cdd6b961769d63202f0ec696c0fcfae","observation_id":"e21a49e5-5924-4142-b78f-31ffcb011f8d","resolution":{"observed_at":"2026-08-10T16:58:06.897536Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.793893Z","title":"Large language models for EDA: Future or mirage?","venue":null,"work_id":"dd1a01fd-c1a5-4ac5-9afe-6c7276b94afd","year":2024},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.902755Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:8eaa59a0d36d76ae639298e8eb45dd2a6f560949d5542ea4d7f598e244a2ba7c","observation_id":"6897fc08-5fb0-4c3d-b813-11c8c4989cb8","resolution":{"observed_at":"2026-08-10T16:58:07.798829Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.776254Z","title":"DA VE: Deriving automatically verilog from english,","venue":null,"work_id":"b74eb0ff-717e-4ce2-afce-846ca23a42f9","year":2020},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.907673Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:2566d1d22da246bcbccb3592b4ecf7f8900e41d27bf55c653bb99a987cbbff0e","observation_id":"17b98f96-280d-477b-95dc-99d015c25a3b","resolution":{"observed_at":"2026-08-10T16:58:07.781765Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2311.00176","last_updated":"2024-04-04T20:18:57Z","snapshot_observed_at":"2026-08-10T16:13:01.343336Z","submitted_at":"2023-10-31T22:35:58Z","title":"ChipNeMo: Domain-Adapted LLMs for Chip Design","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2311.00176","snapshot_observed_at":"2026-08-10T16:58:06.912772Z","title":"Liu et al","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.912772Z"},"links":{"cited_paper":"/paper/2311.00176","citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:01d59b8b0f843222b4c884c0f3acd0685c7aa3dead7af679c0222f7b6748c1b1","observation_id":"c68d8d40-6e50-4334-8b9f-157d47d58147","resolution":{"observed_at":"2026-08-10T16:58:06.912772Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.760271Z","title":"Benchmarking large language models for automated verilog RTL code generation,","venue":null,"work_id":"b2e2604b-86b7-4cf4-97c9-22f74cf161ee","year":2023},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.917859Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:2fc16a9825a8dd035dd8a6607da6f55eeebe62cd9beb9bacf701dff9839cb476","observation_id":"588a83b6-074b-409a-aa35-62ec33f7a660","resolution":{"observed_at":"2026-08-10T16:58:07.765508Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-09T15:55:57.803680Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-10T16:58:06.922350Z","title":"Zhao et al","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.922350Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:f73589f0adc3414b2749854c228d28f5c484c0daa780392e4c706a0ee7f5b57b","observation_id":"5eab1210-ce69-40b4-9d55-d803e0ff730e","resolution":{"observed_at":"2026-08-10T16:58:06.922350Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2312.08617","last_updated":"2025-08-06T13:02:31Z","snapshot_observed_at":"2026-07-06T17:01:26.660741Z","submitted_at":"2023-12-14T02:42:15Z","title":"RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2312.08617","snapshot_observed_at":"2026-08-10T16:58:06.926819Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.926819Z"},"links":{"cited_paper":"/paper/2312.08617","citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:ed9a3f18dd48d69e42c9c47044219d5504d3c7c733750151ae5194658c5c9b98","observation_id":"f29525f1-1b7c-47ce-8a3e-fcd18042d7b9","resolution":{"observed_at":"2026-08-10T16:58:06.926819Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.16237","last_updated":"2024-09-02T07:25:21Z","snapshot_observed_at":"2026-07-06T18:50:31.528338Z","submitted_at":"2024-07-23T07:22:25Z","title":"OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.16237","snapshot_observed_at":"2026-08-10T16:58:06.931196Z","title":"Cui et al., OriGen:enhancing RTL code generation with code-to-code augmentation and self-reflection , Jul","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.931196Z"},"links":{"cited_paper":"/paper/2407.16237","citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:d77d71dbd7975ef4164c1416273105ae4492b5a9879dafd844ad72994d3e789c","observation_id":"65a50014-beea-4df7-804b-0aec962c85b6","resolution":{"observed_at":"2026-08-10T16:58:06.931196Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.744003Z","title":"AutoVCoder: A systematic framework for automated verilog code generation using LLMs,","venue":null,"work_id":"8041aee1-74a3-495b-9554-35614a4793d3","year":2024},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.935452Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:c39795de6a3a86456646075a3584de186c8c4d09be43d08328e38bd7f23d1c76","observation_id":"e463ae52-0cab-4501-a644-65d0ab57883b","resolution":{"observed_at":"2026-08-10T16:58:07.749227Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.729097Z","title":", GPT-4 technical report , Mar","venue":null,"work_id":"864eecc6-99cd-422d-b107-903f2fbfb242","year":2024},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.939706Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:709dfb2de916dd3493cb8f5057d3b17053f820f0cac11777f9ce825672e55e1a","observation_id":"5c18d573-e21e-4c62-8fda-06d49124bdb8","resolution":{"observed_at":"2026-08-10T16:58:07.733825Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.714505Z","title":"Improving large language model hardware generating quality through post-LLM search,","venue":null,"work_id":"840e34e9-0b33-4c1d-90a7-7bc5b06c33a9","year":null},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.947424Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:28319f4dff51be946b72611d3381fd87eb8c312dbd470b67fd702923449b5adb","observation_id":"148b627a-3478-4090-b5fd-77e52848185e","resolution":{"observed_at":"2026-08-10T16:58:07.719236Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.699328Z","title":null,"venue":null,"work_id":"d9916209-eb3d-4007-b20f-c4c3fcf882bf","year":2024},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.952377Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:6e6ac1748facff03ad067e3ff534a78fb72ebe8a45def7a24788335aab1e31dd","observation_id":"b7de1065-6401-4148-b380-cad8d9394c29","resolution":{"observed_at":"2026-08-10T16:58:07.703938Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.682492Z","title":"Retrieval-augmented generation for knowledge- intensive NLP tasks,","venue":null,"work_id":"2e4dd6b4-1123-4d92-a6a7-51e6c312285a","year":2020},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.957409Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:76cf7110572f1baa6b8c8dc7a0036688e684f4d5bb41dabb013d37b9a0937e60","observation_id":"180622b8-9a97-4ce9-9f60-ac6c111f1654","resolution":{"observed_at":"2026-08-10T16:58:07.687842Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.664802Z","title":"Thakur, J","venue":null,"work_id":"d80904c5-0e55-47ac-a240-756d4bb52e10","year":null},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.962516Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:6c2f1855a545bd2cf4a70614134a2d44c1241493b2377ebb663c79108e2de1fb","observation_id":"6798ad41-e677-4613-8e06-7176355df969","resolution":{"observed_at":"2026-08-10T16:58:07.670833Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.648415Z","title":"Au- toBench: Automatic testbench generation and evaluation using LLMs for HDL design,","venue":null,"work_id":"03ef550d-c333-4dbf-8c93-cf2a819da11c","year":2024},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.973418Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:580e6d6954089e0db2a593a06564a91721c5913b8c12c578c3b1810d022b4322","observation_id":"dc370711-a111-4c91-8c19-638cfe9fa5a5","resolution":{"observed_at":"2026-08-10T16:58:07.653954Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.631760Z","title":"Self-consistency improves chain of thought reason- ing in language models,","venue":null,"work_id":"a542e84c-e7db-45bb-8152-18f74faee9b8","year":2022},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.978362Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:bfc608acd72fef032921bb4d7d8579fb6bf37831f5d9266ccaf7b6fb0a7f0f05","observation_id":"16ce1470-2220-4aa7-a4df-d9ef3ede9f0e","resolution":{"observed_at":"2026-08-10T16:58:07.637072Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.615755Z","title":"Segmental minimum bayes-risk ASR voting strategies,","venue":null,"work_id":"217f082b-c9f1-4b0e-8dab-71e6213fade4","year":2000},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.983640Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:f01985851decb570167742d12b4497cc477d78a0523e752f80aa9e811fb2b781","observation_id":"6934ff53-ea16-48f2-9a53-46a3f51c0dba","resolution":{"observed_at":"2026-08-10T16:58:07.621372Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.599386Z","title":"A post-processing system to yield reduced word error rates: Recognizer output voting error reduction (ROVER),","venue":null,"work_id":"285d1fb8-d62a-4746-b6b2-6daafa76579c","year":1997},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.988526Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:9b6984e4959e89228bc0afc1685d0db9c03de1ff5c6dc0ab4cca2df4eb071285","observation_id":"cb0aa8d3-6785-4d2d-b3a5-6c5b563a68c5","resolution":{"observed_at":"2026-08-10T16:58:07.604350Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.581811Z","title":"Minimum bayes-risk decoding for statistical machine translation,","venue":null,"work_id":"26d92894-d6f0-41c2-8ea9-ec688e75bc4b","year":2004},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.993548Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:5bc043f0e3e607301400e460678f6aaed2e4fa09037ff57946bbc8caa0f37ecf","observation_id":"fa0459dc-5512-4088-aed9-6c54de6980dc","resolution":{"observed_at":"2026-08-10T16:58:07.588057Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.563556Z","title":"Bleu: A method for automatic evaluation of machine translation,","venue":null,"work_id":"fdc9f073-2571-48fa-9cc6-b5587711cb57","year":2002},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.998469Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:0140a9d07c7b56fe194e9656f6db9521a781c95598e1aad25ab1d68d0c3e6f01","observation_id":"94083977-565e-4b73-b492-7bb840533239","resolution":{"observed_at":"2026-08-10T16:58:07.568961Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2201.11903","last_updated":"2023-01-10T23:07:57Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2022-01-28T02:33:07Z","title":"Chain-of-Thought Prompting Elicits Reasoning in Large Language Models","version":6},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2201.11903","snapshot_observed_at":"2026-08-10T16:58:07.003653Z","title":"Wei et al","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:07.003653Z"},"links":{"cited_paper":"/paper/2201.11903","citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:e38361da0c1e6a20c12673954ae7dd961b40907077261ac5e250d82c3bddb981","observation_id":"2b8d7650-3614-417d-8d60-ddfff06e02cc","resolution":{"observed_at":"2026-08-10T16:58:07.003653Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.544536Z","title":"VerilogEval: Evaluating large language models for verilog code generation,","venue":null,"work_id":"5a57aec2-5677-4aa4-8548-a263e97567a5","year":2023},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:07.008615Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:c590f7ee50a687590bebe3aaba4cd7840d68da0ecc4f63ce1d66fbb0b6700f30","observation_id":"3c1da549-02f4-4d88-82ef-fedac5301093","resolution":{"observed_at":"2026-08-10T16:58:07.550404Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.528192Z","title":"Steveicarus/iverilog","venue":null,"work_id":"acaf3099-4974-4167-aaf6-fe2ebc49d9af","year":2008},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:07.013489Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:8ad4788bf34f53cde84a528d067a141b3d4c521e9def589323a40a20257f6520","observation_id":"76f96a91-7f3d-4a67-b039-6a1bfcbe0227","resolution":{"observed_at":"2026-08-10T16:58:07.533334Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.510129Z","title":"Huggingface transformers","venue":null,"work_id":"a356239d-a2ab-486e-89b9-0596e8aa0ea0","year":2024},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:07.018518Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:9d3b326715ca7b15ee9964276c4463ff6a248070e7dfb83a8e708f347557a2b6","observation_id":"696ee5e4-257b-4165-8bce-4820eb7a17ee","resolution":{"observed_at":"2026-08-10T16:58:07.515703Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.21783","last_updated":"2024-11-23T23:27:33Z","snapshot_observed_at":"2026-08-10T16:40:37.411115Z","submitted_at":"2024-07-31T17:54:27Z","title":"The Llama 3 Herd of Models","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.21783","snapshot_observed_at":"2026-08-10T16:58:07.023966Z","title":"Dubey et al","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:07.023966Z"},"links":{"cited_paper":"/paper/2407.21783","citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:c4d87480d87695dc5d671d425ce185b27cf9cd2a26c7b213fcce8772821f0c8f","observation_id":"c5c7233f-b0de-4885-8766-27656872e963","resolution":{"observed_at":"2026-08-10T16:58:07.023966Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T16:58:07.486136Z","title":"AWQ: Activation-aware weight quantization for on-device LLM compression and acceleration,","venue":null,"work_id":"22958914-c01f-4a45-a2fb-26e42a0be219","year":2024},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:07.029237Z"},"links":{"citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:a811c0ccb4e63537f4b71d209749db82573b96ba377ef75d21be1021cc7cf9ac","observation_id":"c94d3be8-5bcc-425e-8784-c2d7984f37bb","resolution":{"observed_at":"2026-08-10T16:58:07.499030Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2311.04887","last_updated":"2024-06-04T19:12:48Z","snapshot_observed_at":"2026-08-05T17:48:12.430235Z","submitted_at":"2023-11-08T18:46:39Z","title":"AutoChip: Automating HDL Generation Using LLM Feedback","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2311.04887","snapshot_observed_at":"2026-08-10T16:58:06.967807Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency","version":1},"reference_index":2024,"source":"pdf_text","source_observed_at":"2026-08-10T16:58:06.967807Z"},"links":{"cited_paper":"/paper/2311.04887","citing_paper":"/paper/2502.00028"},"observation_digest":"sha256:5339935187f074f2f6292de86b5ae4a94bd30107a61f66d6c2267268ecdc7f0b","observation_id":"00770345-3436-4d3d-9503-7c901f6f4ad4","resolution":{"observed_at":"2026-08-10T16:58:06.967807Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2502.00028","last_updated":"2025-01-22T08:36:29Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-10T16:50:18.513465Z","submitted_at":"2025-01-22T08:36:29Z","title":"VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency"},"reference_resolution":{"displayed":36,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":15,"verified_exact":0,"verified_fuzzy":21},"total_outbound_references":36},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"thesis":"As of 11 August 2026, this Paper Citation Record lists 36 of 36 outbound references and 0 inbound Pith citation observations for arXiv:2502.00028."}