{"as_of":"2026-08-14T15:36:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:725a69532c9f0aa98eefc39b60bf218eb1579d53c36d8978696a8f6f88071dc8","coverage":[{"denominator":21,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":21,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-09T18:13:54.054704Z","state":"measured"},{"denominator":25,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":25,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-14T06:32:32.682623+00:00","state":"measured"},{"denominator":4,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":4,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-09T10:59:38.182095Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-06T15:51:17.775716Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2502.01681","snapshot_observed_at":"2026-08-09T10:59:38.182095Z","title":"Deepgate4: Efficient and effective representation learning for circuit design at scale,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2502.06816","last_updated":"2025-07-08T03:25:12Z","snapshot_observed_at":"2026-08-14T04:51:12.356141Z","submitted_at":"2025-02-05T02:39:47Z","title":"DeepCell: Self-Supervised Multiview Fusion for Circuit Representation Learning","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-09T10:59:38.182095Z"},"links":{"cited_paper":"/paper/2502.01681","citing_paper":"/paper/2502.06816"},"observation_digest":"sha256:8daf497aacc83224a7d2eb16a7ac1c0387813a38d0a3ecaf5e9177c92b945560","observation_id":"bd2e7ba8-c6b0-44bc-85ad-d40557d44431","resolution":{"observed_at":"2026-08-09T10:59:38.182095Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2502.01681","snapshot_observed_at":"2026-08-07T23:14:10.222152Z","title":"Deepgate4: Efficient and effective representation learning for circuit design at scale","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-13T18:44:00.484170Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.222152Z"},"links":{"cited_paper":"/paper/2502.01681","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:964e5910e1615067869519b466f6d59208e1be5120c6d63afa33d69f98471215","observation_id":"e282a060-3555-43dd-b6a8-56e261e3b454","resolution":{"observed_at":"2026-08-07T23:14:10.222152Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"cited_work":{"arxiv_id":"2502.01681","doi":null,"metadata_source":"pith","pith_arxiv_id":"2502.01681","snapshot_observed_at":"2026-08-06T15:51:17.775716Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","venue":"cs.LG","work_id":"28b73e5e-d173-4859-a00b-9b8bb7d91602","year":2025},"citing_paper":{"arxiv_id":"2507.19525","last_updated":"2025-07-20T05:46:32Z","snapshot_observed_at":"2026-08-13T14:29:27.914840Z","submitted_at":"2025-07-20T05:46:32Z","title":"MMCircuitEval: A Comprehensive Multimodal Circuit-Focused Benchmark for Evaluating LLMs","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:16.994747Z"},"links":{"cited_paper":"/paper/2502.01681","citing_paper":"/paper/2507.19525"},"observation_digest":"sha256:54afc458bd5e2c3bdd94e2b5584af91c1142ea9eb0aaeb59e78c96124e9aab45","observation_id":"bf6167ff-96be-4d75-88cb-07bd972987c8","resolution":{"observed_at":"2026-08-06T15:51:17.782618Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2502.01681","snapshot_observed_at":"2026-08-04T07:53:41.236789Z","title":"DeepGate4: Efficient and effective representation learning for circuit design at scale,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2510.23472","last_updated":"2026-07-18T05:51:55Z","snapshot_observed_at":"2026-08-09T18:30:17.018513Z","submitted_at":"2025-10-27T16:10:32Z","title":"BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placement","version":2},"reference_index":90,"source":"pdf_text","source_observed_at":"2026-08-04T07:53:41.236789Z"},"links":{"cited_paper":"/paper/2502.01681","citing_paper":"/paper/2510.23472"},"observation_digest":"sha256:5fc1d635bc5c1c314e0627e48e98432317e66b4e9ed3cd9494f44b1fcd07598f","observation_id":"c1c0cbbc-3ade-4db2-be4f-62cc71467bd2","resolution":{"observed_at":"2026-08-04T07:53:41.236789Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2502.01681/citation-record","integrity":"/paper/2502.01681/integrity","json":"/paper/2502.01681/citation-record.json","paper":"/paper/2502.01681"},"outbound":[{"citation":{"cited_paper":{"arxiv_id":"2308.15568","last_updated":"2025-03-14T20:10:31Z","snapshot_observed_at":"2026-08-13T10:24:42.904825Z","submitted_at":"2023-08-29T18:46:15Z","title":"Over-Squashing in Graph Neural Networks: A Comprehensive survey","version":7},"cited_work":{"arxiv_id":"2308.15568","doi":null,"metadata_source":"pith","pith_arxiv_id":"2308.15568","snapshot_observed_at":"2026-08-09T18:13:54.478069Z","title":"Over-Squashing in Graph Neural Networks: A Comprehensive survey","venue":"cs.AI","work_id":"947aa37e-b352-4b84-947e-4425b5c193ce","year":2023},"citing_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:53.853731Z"},"links":{"cited_paper":"/paper/2308.15568","citing_paper":"/paper/2502.01681"},"observation_digest":"sha256:b475b072f4d6d1753f54d86a01beb3510ca3ae36eec5c6d88e88e0918713dd49","observation_id":"cfdd21ec-90b4-4f87-bff5-19c27725502f","resolution":{"observed_at":"2026-08-09T18:13:54.492186Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T18:13:54.540499Z","title":"Results demonstrate that increasing k significantly impacts GPU memory usage","venue":null,"work_id":"d5173fd6-3466-492e-a02d-518546c10471","year":2021},"citing_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:54.039630Z"},"links":{"citing_paper":"/paper/2502.01681"},"observation_digest":"sha256:89d997f5695f2c6cb334fa6fa0e57f8191c1591954ee41b45863c8dcecc5f65b","observation_id":"05043cf1-367c-41e7-9baf-ac6579fdafdd","resolution":{"observed_at":"2026-08-09T18:13:54.549635Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1609.02907","last_updated":"2017-02-22T09:55:36Z","snapshot_observed_at":"2026-08-13T11:38:10.906031Z","submitted_at":"2016-09-09T19:48:41Z","title":"Semi-Supervised Classification with Graph Convolutional Networks","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1609.02907","snapshot_observed_at":"2026-08-09T18:13:53.915180Z","title":"Semi-supervised classification with graph convolutional net- works","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:53.915180Z"},"links":{"cited_paper":"/paper/1609.02907","citing_paper":"/paper/2502.01681"},"observation_digest":"sha256:1ccfde471d0dde99a0a27dc83b4761fdfcb59ee276f7611da476d6a63410e0a4","observation_id":"54ca1607-4723-466f-a8af-7ace6623d98c","resolution":{"observed_at":"2026-08-09T18:13:53.915180Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T18:13:54.714579Z","title":"On eda-driven learning for sat solving","venue":null,"work_id":"4e6100e5-af3c-43f3-93f0-1389b572d4a6","year":2023},"citing_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:53.925845Z"},"links":{"citing_paper":"/paper/2502.01681"},"observation_digest":"sha256:40bdbbf7c7919220185fd0f34f0b4d516f81a5215d60ccd743ff55f49c7458eb","observation_id":"3748627a-24e2-4a5d-a797-58ebc228fb0d","resolution":{"observed_at":"2026-08-09T18:13:54.731149Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T18:13:54.692989Z","title":"Polargate: Breaking the functionality representation bottleneck of and-inverter graph neural network","venue":null,"work_id":"a7f67b0a-00f7-429c-b984-b7af27f3f530","year":2024},"citing_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:53.932293Z"},"links":{"citing_paper":"/paper/2502.01681"},"observation_digest":"sha256:a5e8bbd2732fa067bfd42bd0a07bef3ce54a95dc756e7e191bd4bd332292f1c2","observation_id":"cb9e3fff-444a-4dc0-adbf-f4a67ee2213f","resolution":{"observed_at":"2026-08-09T18:13:54.701487Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2303.10993","last_updated":"2023-03-20T10:21:29Z","snapshot_observed_at":"2026-08-13T12:20:52.753435Z","submitted_at":"2023-03-20T10:21:29Z","title":"A Survey on Oversmoothing in Graph Neural Networks","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2303.10993","snapshot_observed_at":"2026-08-09T18:13:53.955934Z","title":"A survey on oversmoothing in graph neural networks","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:53.955934Z"},"links":{"cited_paper":"/paper/2303.10993","citing_paper":"/paper/2502.01681"},"observation_digest":"sha256:4d5ab7bfa31987c1b93109fa3c04301a07877c52bb9e8128f1f07a42ce5d0233","observation_id":"d984cb7e-7933-49fb-87da-d73f25103b9d","resolution":{"observed_at":"2026-08-09T18:13:53.955934Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T18:13:54.649182Z","title":"Deeptpi: Test point insertion with deep reinforcement learning","venue":null,"work_id":"3bea4225-4a28-40a4-bacf-7666966a2ea9","year":2022},"citing_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:53.965645Z"},"links":{"citing_paper":"/paper/2502.01681"},"observation_digest":"sha256:9474942c55826e434dfa7fbffc66a866f981723327b4349514811425790471f0","observation_id":"9157501c-d524-4a0b-b55a-f6ac73e7a657","resolution":{"observed_at":"2026-08-09T18:13:54.655776Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T18:13:54.627683Z","title":"Deepgate2: Functionality-aware circuit representation learning","venue":null,"work_id":"b9d2612d-1d9d-427a-857d-9ada2423a129","year":2023},"citing_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:53.982244Z"},"links":{"citing_paper":"/paper/2502.01681"},"observation_digest":"sha256:bfccccb8633bab843bd1b8faa2edda08e12a6e8d1afde17acdc5dc75d696d423","observation_id":"cfc74427-c78f-4f55-870e-e66cb1b3e06a","resolution":{"observed_at":"2026-08-09T18:13:54.634826Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2403.19446","last_updated":"2025-07-02T13:07:57Z","snapshot_observed_at":"2026-08-13T00:42:59.559085Z","submitted_at":"2024-03-28T14:15:50Z","title":"Logic Optimization Meets SAT: A Novel Framework for Circuit-SAT Solving","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2403.19446","snapshot_observed_at":"2026-08-09T18:13:53.994463Z","title":"Eda-driven preprocessing for sat solving","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:53.994463Z"},"links":{"cited_paper":"/paper/2403.19446","citing_paper":"/paper/2502.01681"},"observation_digest":"sha256:e7563ec886f56c94a72108a9ee14e1b637d241367f0ff087f801031da80aeefd","observation_id":"84b8390e-b7d3-4ddc-9b0e-b0c69f76ebf1","resolution":{"observed_at":"2026-08-09T18:13:53.994463Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1710.10903","last_updated":"2018-02-04T19:13:29Z","snapshot_observed_at":"2026-08-13T22:35:40.714745Z","submitted_at":"2017-10-30T12:41:12Z","title":"Graph Attention Networks","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1710.10903","snapshot_observed_at":"2026-08-09T18:13:54.004851Z","title":"Graph attention networks","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:54.004851Z"},"links":{"cited_paper":"/paper/1710.10903","citing_paper":"/paper/2502.01681"},"observation_digest":"sha256:abca17589cb19ced1146d43eb79fe3ed8a9c3691c005dce2328f068169c6a605","observation_id":"fd6728c0-3ec4-471e-a1c9-a4a8f1db79a4","resolution":{"observed_at":"2026-08-09T18:13:54.004851Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T18:13:54.598875Z","title":"Gamora: Graph learning based symbolic reasoning for large-scale boolean networks","venue":null,"work_id":"4ad399a0-6bc3-454d-9a7c-1723d05fce7c","year":2023},"citing_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:54.021428Z"},"links":{"citing_paper":"/paper/2502.01681"},"observation_digest":"sha256:1bbc751cf0dfcef5bff2df52dad4177c310133d790fc3433e684317e046b2019","observation_id":"d837f1a4-5a3a-4164-8012-bf366b6fa4c9","resolution":{"observed_at":"2026-08-09T18:13:54.610398Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T18:13:54.569831Z","title":"To dis- entangle the functional and structural embeddings, we design training tasks with distinct labels to supervise each component","venue":null,"work_id":"19e6f7c8-e69f-4867-a409-9875447cd13b","year":1981},"citing_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:54.028999Z"},"links":{"citing_paper":"/paper/2502.01681"},"observation_digest":"sha256:c28e3dd6c3961f7e8e9b130116fe13eaa6e6997d04e5002847216396d0d21b09","observation_id":"75814cec-362c-45a6-ad0e-92902949a0fc","resolution":{"observed_at":"2026-08-09T18:13:54.579870Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T18:13:54.511402Z","title":"Case Name ad44 f20 ab18 ac1 ad14 Avg","venue":null,"work_id":"2fa85c57-e483-4830-89fe-47891fafd370","year":1981},"citing_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:54.054704Z"},"links":{"citing_paper":"/paper/2502.01681"},"observation_digest":"sha256:ff9645e1af48e056da11126459d4b39fa9233a9e04f467caa94fa269ecf29b54","observation_id":"f909e25e-0006-4450-a140-a6190de16533","resolution":{"observed_at":"2026-08-09T18:13:54.521472Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2206.04910","last_updated":"2023-02-27T11:39:09Z","snapshot_observed_at":"2026-08-13T15:26:54.013551Z","submitted_at":"2022-06-10T07:23:51Z","title":"NAGphormer: A Tokenized Graph Transformer for Node Classification in Large Graphs","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2206.04910","snapshot_observed_at":"2026-08-09T18:13:53.885327Z","title":"Nagphormer: A tokenized graph transformer for node classification in large graphs","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"reference_index":1997,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:53.885327Z"},"links":{"cited_paper":"/paper/2206.04910","citing_paper":"/paper/2502.01681"},"observation_digest":"sha256:3b7b93c5a221d5062e31763e638e86cb543b74e1196d2843de7794c50450404e","observation_id":"5c397035-610d-4446-ae3a-4ab4ffc0c240","resolution":{"observed_at":"2026-08-09T18:13:53.885327Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2210.13438","last_updated":"2022-10-24T17:52:02Z","snapshot_observed_at":"2026-08-09T07:12:13.721596Z","submitted_at":"2022-10-24T17:52:02Z","title":"High Fidelity Neural Audio Compression","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2210.13438","snapshot_observed_at":"2026-08-09T18:13:53.893409Z","title":"High fidelity neural audio compression","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"reference_index":1999,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:53.893409Z"},"links":{"cited_paper":"/paper/2210.13438","citing_paper":"/paper/2502.01681"},"observation_digest":"sha256:12ed1b796f4bda158757cb44791b1e0f37373c2e39df4a7b0ef0c232bbae2a2d","observation_id":"38097846-62f6-4f08-9da6-6ab34ac551ac","resolution":{"observed_at":"2026-08-09T18:13:53.893409Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T18:13:54.750834Z","title":"Abc: An academic industrial-strength verification tool","venue":null,"work_id":"5421a7d9-6f2a-40e0-a287-68959495db5d","year":2010},"citing_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"reference_index":2015,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:53.876320Z"},"links":{"citing_paper":"/paper/2502.01681"},"observation_digest":"sha256:4c53c3e3da16c620c2a153697928a2a2dd92a6107ef73274343e5573a2fd3fda","observation_id":"90cc8d6d-80fc-4928-a600-242770005bdf","resolution":{"observed_at":"2026-08-09T18:13:54.763642Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2302.13608","last_updated":"2023-11-12T15:49:17Z","snapshot_observed_at":"2026-08-13T12:37:02.557927Z","submitted_at":"2023-02-27T09:17:35Z","title":"DeepSeq: Deep Sequential Circuit Learning","version":2},"cited_work":{"arxiv_id":"2302.13608","doi":null,"metadata_source":"pith","pith_arxiv_id":"2302.13608","snapshot_observed_at":"2026-08-09T18:13:54.306198Z","title":"DeepSeq: Deep Sequential Circuit Learning","venue":"cs.LG","work_id":"3097544e-0c61-46cb-a4aa-a5a5fe1bf0a0","year":2023},"citing_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"reference_index":2017,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:53.907538Z"},"links":{"cited_paper":"/paper/2302.13608","citing_paper":"/paper/2502.01681"},"observation_digest":"sha256:2bdf7c4d8800e3b537681c875b9fd2e2a23407e0e8900039e0b398ba1afa3963","observation_id":"e96c063b-dae2-40a7-a437-7d683097d105","resolution":{"observed_at":"2026-08-09T18:13:54.317902Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T18:13:54.668223Z","title":null,"venue":null,"work_id":"df637c2f-79ef-435b-8c23-987604c58571","year":2019},"citing_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"reference_index":2019,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:53.949984Z"},"links":{"citing_paper":"/paper/2502.01681"},"observation_digest":"sha256:46f406eb5e0d4022f3243423aa30bc3876be133911487bab1d6d1b66dd562de0","observation_id":"1fefa84f-651d-449d-b3fd-b9cfe2a110cd","resolution":{"observed_at":"2026-08-09T18:13:54.673959Z","resolver_source":"raw_fallback","status":"parse_uncertain"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2403.01317","last_updated":"2024-04-10T23:31:08Z","snapshot_observed_at":"2026-08-14T12:30:56.422286Z","submitted_at":"2024-03-02T21:33:23Z","title":"Less is More: Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2403.01317","snapshot_observed_at":"2026-08-09T18:13:53.900532Z","title":"Less is more: Hop-wise graph attention for scalable and generalizable learning on circuits","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"reference_index":2022,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:53.900532Z"},"links":{"cited_paper":"/paper/2403.01317","citing_paper":"/paper/2502.01681"},"observation_digest":"sha256:87bf26b5088de4c282135d18181a6645e811c26818a49113283271d96dd90f14","observation_id":"2989387f-c450-4383-898d-f90daff86047","resolution":{"observed_at":"2026-08-09T18:13:53.900532Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2006.05205","last_updated":"2021-03-09T11:53:06Z","snapshot_observed_at":"2026-08-06T10:13:00.684351Z","submitted_at":"2020-06-09T12:04:50Z","title":"On the Bottleneck of Graph Neural Networks and its Practical Implications","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2006.05205","snapshot_observed_at":"2026-08-09T18:13:53.862107Z","title":"On the bottleneck of graph neural networks and its practical implications","venue":null,"work_id":null,"year":2006},"citing_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"reference_index":2023,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:53.862107Z"},"links":{"cited_paper":"/paper/2006.05205","citing_paper":"/paper/2502.01681"},"observation_digest":"sha256:350db2aec79e50b43b5ef1c6f0fc98ea7948b3f1cdc5d7546365439f731e805d","observation_id":"ebd85b15-f47b-4a2a-be5f-b94df10de0e0","resolution":{"observed_at":"2026-08-09T18:13:53.862107Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2106.05667","last_updated":"2021-06-10T11:36:22Z","snapshot_observed_at":"2026-08-13T19:05:53.514852Z","submitted_at":"2021-06-10T11:36:22Z","title":"GraphiT: Encoding Graph Structure in Transformers","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2106.05667","snapshot_observed_at":"2026-08-09T18:13:53.938803Z","title":"Graphit: Encoding graph structure in transformers","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"reference_index":2024,"source":"pdf_text","source_observed_at":"2026-08-09T18:13:53.938803Z"},"links":{"cited_paper":"/paper/2106.05667","citing_paper":"/paper/2502.01681"},"observation_digest":"sha256:4f5954717197a1cbb4baa7d6de2ec043543e34749ce71665daaf9d46ffd8cfd9","observation_id":"3f6b55b1-455d-4d31-82fb-b64d202328b6","resolution":{"observed_at":"2026-08-09T18:13:53.938803Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","latest_version":3,"primary_category":"cs.LG","snapshot_observed_at":"2026-08-12T02:17:07.957030Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale"},"reference_resolution":{"displayed":21,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":1,"unresolved":9,"verified_exact":2,"verified_fuzzy":9},"total_outbound_references":21},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"thesis":"As of 14 August 2026, this Paper Citation Record lists 21 of 21 outbound references and 4 inbound Pith citation observations for arXiv:2502.01681."}