{"as_of":"2026-08-09T10:19:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:2c69de74816a1c5cbd7127f43c7700ad3d784ad7998b5111ed3fc71d540d1992","coverage":[{"denominator":15,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":15,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-08T22:02:17.507105Z","state":"measured"},{"denominator":16,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":16,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T22:55:09.218698Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-06T22:55:09.606281Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2502.04648","last_updated":"2025-02-07T04:17:25Z","snapshot_observed_at":"2026-08-08T21:56:32.354577Z","submitted_at":"2025-02-07T04:17:25Z","title":"Toward Automated Potential Primary Asset Identification in Verilog Designs","version":1},"cited_work":{"arxiv_id":"2502.04648","doi":null,"metadata_source":"pith","pith_arxiv_id":"2502.04648","snapshot_observed_at":"2026-08-06T22:55:09.606281Z","title":"Toward Automated Potential Primary Asset Identification in Verilog Designs","venue":"cs.CR","work_id":"ecf2f76b-deee-4a2d-b95e-738b8bad3b54","year":2025},"citing_paper":{"arxiv_id":"2506.20415","last_updated":"2025-06-25T13:31:13Z","snapshot_observed_at":"2026-08-08T03:32:38.696600Z","submitted_at":"2025-06-25T13:31:13Z","title":"SV-LLM: An Agentic Approach for SoC Security Verification using Large Language Models","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-06T22:55:09.218698Z"},"links":{"cited_paper":"/paper/2502.04648","citing_paper":"/paper/2506.20415"},"observation_digest":"sha256:2c7d758e1ef317ed284b319d5af33dc64ed4882e5bf5e6f433ccfa4405dd096a","observation_id":"122dfc22-8d3e-4e4d-9f4d-adcd816770db","resolution":{"observed_at":"2026-08-06T22:55:09.611190Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2502.04648/citation-record","integrity":"/paper/2502.04648/integrity","json":"/paper/2502.04648/citation-record.json","paper":"/paper/2502.04648"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T22:02:38.340180Z","title":"Hsdl: A security development lifecycle for hardware technologies,","venue":null,"work_id":"8e43c59a-06da-4086-9c6f-2eafb343c207","year":2012},"citing_paper":{"arxiv_id":"2502.04648","last_updated":"2025-02-07T04:17:25Z","snapshot_observed_at":"2026-08-08T21:56:32.354577Z","submitted_at":"2025-02-07T04:17:25Z","title":"Toward Automated Potential Primary Asset Identification in Verilog Designs","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-08T22:02:17.460645Z"},"links":{"citing_paper":"/paper/2502.04648"},"observation_digest":"sha256:f0084f1214b9d4eb7d36a7b896c671af3c57b9a930b45dd4e09edfb6319263d9","observation_id":"01b065cc-0a12-4b72-8a64-cabd25a85131","resolution":{"observed_at":"2026-08-08T22:02:38.343479Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T22:02:38.330853Z","title":"Don’t CWEAT It: Toward CWE Analysis Techniques in Early Stages of Hardware Design,","venue":null,"work_id":"334f6e39-870d-449f-a4fb-33d0058790fa","year":2022},"citing_paper":{"arxiv_id":"2502.04648","last_updated":"2025-02-07T04:17:25Z","snapshot_observed_at":"2026-08-08T21:56:32.354577Z","submitted_at":"2025-02-07T04:17:25Z","title":"Toward Automated Potential Primary Asset Identification in Verilog Designs","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-08T22:02:17.464855Z"},"links":{"citing_paper":"/paper/2502.04648"},"observation_digest":"sha256:fd5b80aef013db014258126c342697789ba0cd5873d0fb7e15f4a124af901848","observation_id":"fbe43e65-f870-4de4-897b-44cb798133d8","resolution":{"observed_at":"2026-08-08T22:02:38.334175Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1007/978-3-319-49025-0","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T22:02:17.531751Z","title":"Mishra, S","venue":null,"work_id":"4d95c26e-9ea0-42d4-9861-d7dac62e64a4","year":2017},"citing_paper":{"arxiv_id":"2502.04648","last_updated":"2025-02-07T04:17:25Z","snapshot_observed_at":"2026-08-08T21:56:32.354577Z","submitted_at":"2025-02-07T04:17:25Z","title":"Toward Automated Potential Primary Asset Identification in Verilog Designs","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-08T22:02:17.468217Z"},"links":{"citing_paper":"/paper/2502.04648"},"observation_digest":"sha256:ce86f69f72b806382168332ffaab9407140901239adc1362f7bd5ff01af3b4b3","observation_id":"ac2b63a4-4fe0-441f-a852-700256b0219d","resolution":{"observed_at":"2026-08-08T22:02:17.536281Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T22:02:17.471859Z","title":"Asset Identification for Electronic Design IP,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.04648","last_updated":"2025-02-07T04:17:25Z","snapshot_observed_at":"2026-08-08T21:56:32.354577Z","submitted_at":"2025-02-07T04:17:25Z","title":"Toward Automated Potential Primary Asset Identification in Verilog Designs","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-08T22:02:17.471859Z"},"links":{"citing_paper":"/paper/2502.04648"},"observation_digest":"sha256:0a012b3ebe0f72bfd5f75235c434b9c1349b743df0fc723e5eb03e5eff04aadd","observation_id":"95c58775-7dfc-4da1-972b-d15f220ffc3a","resolution":{"observed_at":"2026-08-08T22:02:17.471859Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T22:02:38.321279Z","title":"Automatic Asset Identification for Assertion-Based SoC Security Ver- ification,","venue":null,"work_id":"c0ebef98-dac9-458d-a698-a821e2425491","year":2024},"citing_paper":{"arxiv_id":"2502.04648","last_updated":"2025-02-07T04:17:25Z","snapshot_observed_at":"2026-08-08T21:56:32.354577Z","submitted_at":"2025-02-07T04:17:25Z","title":"Toward Automated Potential Primary Asset Identification in Verilog Designs","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-08T22:02:17.475446Z"},"links":{"citing_paper":"/paper/2502.04648"},"observation_digest":"sha256:9941e9592811faf7cb4623d7bc2482fecf85be5d23eab461d96dbf812c103fd2","observation_id":"4544337d-e912-44c1-9729-46908dec94b0","resolution":{"observed_at":"2026-08-08T22:02:38.324535Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T22:02:38.312056Z","title":"accellera.org,","venue":null,"work_id":"2e133683-57f4-4bc5-aca4-1c6c9ea68466","year":2024},"citing_paper":{"arxiv_id":"2502.04648","last_updated":"2025-02-07T04:17:25Z","snapshot_observed_at":"2026-08-08T21:56:32.354577Z","submitted_at":"2025-02-07T04:17:25Z","title":"Toward Automated Potential Primary Asset Identification in Verilog Designs","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-08T22:02:17.478755Z"},"links":{"citing_paper":"/paper/2502.04648"},"observation_digest":"sha256:1540c9f6e5329b009100e4c02eca70661949370c1ab2bbdb68f7ef16190fec9d","observation_id":"4117ab19-72c0-4698-ac1f-66dc0ff98249","resolution":{"observed_at":"2026-08-08T22:02:38.315285Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T22:02:38.302245Z","title":"SAIF: Automated Asset Identification for Security Verification at the Register Transfer Level,","venue":null,"work_id":"ada40e68-8689-4f3b-92ac-060b4ddd5dac","year":2021},"citing_paper":{"arxiv_id":"2502.04648","last_updated":"2025-02-07T04:17:25Z","snapshot_observed_at":"2026-08-08T21:56:32.354577Z","submitted_at":"2025-02-07T04:17:25Z","title":"Toward Automated Potential Primary Asset Identification in Verilog Designs","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-08T22:02:17.482163Z"},"links":{"citing_paper":"/paper/2502.04648"},"observation_digest":"sha256:43b545e267c46a270ed7438222ce200ab1ac271eccbefee587e2ba0ae491adc5","observation_id":"f33a634b-45b8-42a0-8c93-c1a7d7cf5fde","resolution":{"observed_at":"2026-08-08T22:02:38.305793Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T22:02:38.292867Z","title":"Arm security technology: Building a secure system using trust- zone technology,","venue":null,"work_id":"f0e7ad3e-9a2b-4c14-8c3d-4cb4d8f19f40","year":2021},"citing_paper":{"arxiv_id":"2502.04648","last_updated":"2025-02-07T04:17:25Z","snapshot_observed_at":"2026-08-08T21:56:32.354577Z","submitted_at":"2025-02-07T04:17:25Z","title":"Toward Automated Potential Primary Asset Identification in Verilog Designs","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-08T22:02:17.485211Z"},"links":{"citing_paper":"/paper/2502.04648"},"observation_digest":"sha256:cb430511a35b364faad4544169e8d1a27c26756ca900cbdf950dde3b9f1b6f66","observation_id":"8fd8dbe6-3d2b-4940-bdba-b6306fe2c31c","resolution":{"observed_at":"2026-08-08T22:02:38.296193Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T22:02:38.283439Z","title":"What is the CIA Triad and Why is it important?","venue":null,"work_id":"e0afc0de-2e1c-4f03-a7fe-7c889f116746","year":null},"citing_paper":{"arxiv_id":"2502.04648","last_updated":"2025-02-07T04:17:25Z","snapshot_observed_at":"2026-08-08T21:56:32.354577Z","submitted_at":"2025-02-07T04:17:25Z","title":"Toward Automated Potential Primary Asset Identification in Verilog Designs","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-08T22:02:17.488173Z"},"links":{"citing_paper":"/paper/2502.04648"},"observation_digest":"sha256:6adbeace360536425dcdb0b88a6e7dca3c0a904bf4216a72e75108ad48c9e481","observation_id":"ba8175d1-b068-4d67-8966-7e82d064a31d","resolution":{"observed_at":"2026-08-08T22:02:38.286618Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T22:02:38.271573Z","title":"CWE - Common Weakness Enumeration — cwe.mitre.org,","venue":null,"work_id":"3bc547ed-fc67-48a8-9253-ec7ec5818ed4","year":2024},"citing_paper":{"arxiv_id":"2502.04648","last_updated":"2025-02-07T04:17:25Z","snapshot_observed_at":"2026-08-08T21:56:32.354577Z","submitted_at":"2025-02-07T04:17:25Z","title":"Toward Automated Potential Primary Asset Identification in Verilog Designs","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-08T22:02:17.491388Z"},"links":{"citing_paper":"/paper/2502.04648"},"observation_digest":"sha256:10d6450e5cb909f1404f30a974b8c2851160ac3d6dbda1e403771d4ed76c55dd","observation_id":"5563070d-66ff-4f00-be89-157fcc12ffb0","resolution":{"observed_at":"2026-08-08T22:02:38.276507Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T22:02:38.261675Z","title":"Special Ses- sion: CAD for Hardware Security - Promising Directions for Automation of Security Assurance,","venue":null,"work_id":"e1f7cd1f-1480-4dda-9b2f-655e3b1cf2de","year":2023},"citing_paper":{"arxiv_id":"2502.04648","last_updated":"2025-02-07T04:17:25Z","snapshot_observed_at":"2026-08-08T21:56:32.354577Z","submitted_at":"2025-02-07T04:17:25Z","title":"Toward Automated Potential Primary Asset Identification in Verilog Designs","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-08T22:02:17.494566Z"},"links":{"citing_paper":"/paper/2502.04648"},"observation_digest":"sha256:2c15f582af0cce2b97d57879e73cfed301e178f9fde7fe668500b9cac3ed3f2b","observation_id":"1ca81948-a31e-47e5-a06d-8b9a083f0081","resolution":{"observed_at":"2026-08-08T22:02:38.265189Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"document/7987680","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T22:02:27.877169Z","title":"System-on-Chip Platform Security Assurance: Architecture and Validation,","venue":null,"work_id":"bc604f09-3e7b-41b6-b722-2770d7a5333e","year":2018},"citing_paper":{"arxiv_id":"2502.04648","last_updated":"2025-02-07T04:17:25Z","snapshot_observed_at":"2026-08-08T21:56:32.354577Z","submitted_at":"2025-02-07T04:17:25Z","title":"Toward Automated Potential Primary Asset Identification in Verilog Designs","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-08T22:02:17.497598Z"},"links":{"citing_paper":"/paper/2502.04648"},"observation_digest":"sha256:8c3174d9d053837bce029ebb92362f9727d9ac32e77ef5e195f2d7ef562a4931","observation_id":"1ed214c8-418c-469c-b7f7-885bfd5872ef","resolution":{"observed_at":"2026-08-08T22:02:27.882998Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T22:02:38.252131Z","title":"Introduction to hardware- oriented security for MPSoCs,","venue":null,"work_id":"eeb53c6a-f3df-41d5-95ab-8a4bb51ce2c1","year":2017},"citing_paper":{"arxiv_id":"2502.04648","last_updated":"2025-02-07T04:17:25Z","snapshot_observed_at":"2026-08-08T21:56:32.354577Z","submitted_at":"2025-02-07T04:17:25Z","title":"Toward Automated Potential Primary Asset Identification in Verilog Designs","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-08T22:02:17.500996Z"},"links":{"citing_paper":"/paper/2502.04648"},"observation_digest":"sha256:7c9155da738029af6b1350a4fc6dbdfd5b59f0ca1999fd1576efee29c2ebc64d","observation_id":"54b53454-fc91-481c-8c7f-c01cc5be2a64","resolution":{"observed_at":"2026-08-08T22:02:38.255549Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T22:02:38.241930Z","title":"Security Verification of the OpenTitan Hardware Root of Trust,","venue":null,"work_id":"938fde37-c163-4541-b003-ed060941df9e","year":2023},"citing_paper":{"arxiv_id":"2502.04648","last_updated":"2025-02-07T04:17:25Z","snapshot_observed_at":"2026-08-08T21:56:32.354577Z","submitted_at":"2025-02-07T04:17:25Z","title":"Toward Automated Potential Primary Asset Identification in Verilog Designs","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-08T22:02:17.503994Z"},"links":{"citing_paper":"/paper/2502.04648"},"observation_digest":"sha256:57bff1c3c64bd20992eed536a37ce473b75669d230b97c9096a3a4aa89ed3ab7","observation_id":"7cbc98bf-59fd-452e-9373-5f1350c365e0","resolution":{"observed_at":"2026-08-08T22:02:38.245511Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T22:02:38.231859Z","title":"Open source silicon root of trust (RoT) | OpenTitan","venue":null,"work_id":"d74bbf37-387f-4bda-944b-db6e6c330580","year":null},"citing_paper":{"arxiv_id":"2502.04648","last_updated":"2025-02-07T04:17:25Z","snapshot_observed_at":"2026-08-08T21:56:32.354577Z","submitted_at":"2025-02-07T04:17:25Z","title":"Toward Automated Potential Primary Asset Identification in Verilog Designs","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-08T22:02:17.507105Z"},"links":{"citing_paper":"/paper/2502.04648"},"observation_digest":"sha256:0bb84fc09b7de8de9d285677a2bab75be788722761b10e9eb2ada5d56cdfafd9","observation_id":"7811bf61-1bc4-4beb-a294-4ea1778c39da","resolution":{"observed_at":"2026-08-08T22:02:38.235547Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2502.04648","last_updated":"2025-02-07T04:17:25Z","latest_version":1,"primary_category":"cs.CR","snapshot_observed_at":"2026-08-08T21:56:32.354577Z","submitted_at":"2025-02-07T04:17:25Z","title":"Toward Automated Potential Primary Asset Identification in Verilog Designs"},"reference_resolution":{"displayed":15,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":1,"verified_exact":2,"verified_fuzzy":12},"total_outbound_references":15},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 15 of 15 outbound references and 1 inbound Pith citation observation for arXiv:2502.04648."}