{"as_of":"2026-08-09T23:21:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:f4a2febf5ff679e7f14fb59ae540e35c17b39b77b39fb45a87fb93fac06a5ba1","coverage":[{"denominator":26,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":26,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-08T13:49:17.696492Z","state":"measured"},{"denominator":27,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":27,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T05:38:35.512582Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-07T05:38:38.045504Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"cited_work":{"arxiv_id":"2502.07123","doi":null,"metadata_source":"pith","pith_arxiv_id":"2502.07123","snapshot_observed_at":"2026-08-07T05:38:38.045504Z","title":"A nested MLMC framework for efficient simulations on FPGAs","venue":"q-fin.CP","work_id":"e7c2b245-3b7b-4004-be96-e9555f5a7a7f","year":2025},"citing_paper":{"arxiv_id":"2506.08060","last_updated":"2025-06-09T08:37:19Z","snapshot_observed_at":"2026-08-09T03:11:41.553573Z","submitted_at":"2025-06-09T08:37:19Z","title":"Eliciting Fine-Tuned Transformer Capabilities via Inference-Time Techniques","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-07T05:38:35.512582Z"},"links":{"cited_paper":"/paper/2502.07123","citing_paper":"/paper/2506.08060"},"observation_digest":"sha256:048d0def4a78fee2ce66b88a43629c37de63ec6f0cd6ada08e3b155d96d1fd9e","observation_id":"444aab0f-4dd9-49b9-882d-5d583580fb56","resolution":{"observed_at":"2026-08-07T05:38:38.162661Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2502.07123/citation-record","integrity":"/paper/2502.07123/integrity","json":"/paper/2502.07123/citation-record.json","paper":"/paper/2502.07123"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1081/sap-120019286","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:17.941473Z","title":"Arciniega and E","venue":null,"work_id":"4238398d-f165-4042-af7a-09c00561f264","year":2003},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.526111Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:452ed6d1427b2269e598c8dd231bc8e5d6afe3df7e8ca0ba5130a843ad94d265","observation_id":"8b23dc3f-07fa-45f4-a20b-f52f7bad681b","resolution":{"observed_at":"2026-08-08T13:49:17.947118Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:17.533918Z","title":"Boutros, B","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.533918Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:d0509f461e166fb031f83b9d54b1928a6e8ecafcf89f2b383d4afbe7bafa1ca5","observation_id":"7acdf6db-115c-4b48-9346-8b3f3d219eb5","resolution":{"observed_at":"2026-08-08T13:49:17.533918Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2014.69240","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:20.026180Z","title":"Brugger, C","venue":null,"work_id":"e1fb051c-6e24-4014-87fb-8ffce24b4024","year":2014},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.542528Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:484ab501cbd6dbde8ebd19435f0fd93a727b159c4564beb65a37036e95478ac1","observation_id":"a2fb15b1-dafc-42a4-93d2-ae278cbe8e8f","resolution":{"observed_at":"2026-08-08T13:49:20.035578Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2007.90074","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:19.924875Z","title":"Cheung, D.-U","venue":null,"work_id":"577b7e09-1251-403f-b7f6-943c8ac21a58","year":2007},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.550461Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:29f9ba3bc6534e4854f670bb57957a7fe38658283f5f1806990e2be5a9c82831","observation_id":"a8a8d76e-df5f-409b-abdf-2679cb10d177","resolution":{"observed_at":"2026-08-08T13:49:19.936121Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"5694.21457","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:19.839372Z","title":null,"venue":null,"work_id":"76297b6e-b377-4858-96cf-42d4fb2ee0bf","year":2012},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.556156Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:e551969cb9ca610d8690c336b84426461d23ce2344c6110c347747f8e5122f73","observation_id":"12698f9f-056d-4270-bf4e-b207c33f8219","resolution":{"observed_at":"2026-08-08T13:49:19.848590Z","resolver_source":"raw_fallback","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.7873/date.2013.063","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:17.919791Z","title":"de Schryver, P","venue":null,"work_id":"ced40eee-f3f6-4f5b-96fe-7ebe9c26c4de","year":2013},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.565621Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:9f290198c0368d5fe24decb90167229dbbfc7f6e89ac4a441bdae56a204ea438","observation_id":"539ea700-c074-47d5-b462-1cdd3879517e","resolution":{"observed_at":"2026-08-08T13:49:17.925230Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2002.11886","last_updated":"2020-02-27T02:48:10Z","snapshot_observed_at":"2026-08-09T10:12:12.534831Z","submitted_at":"2020-02-27T02:48:10Z","title":"Hierarchical Memory Decoding for Video Captioning","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2002.11886","snapshot_observed_at":"2026-08-08T13:49:17.573852Z","title":"Gaffar, O","venue":null,"work_id":null,"year":2002},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.573852Z"},"links":{"cited_paper":"/paper/2002.11886","citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:9fbea835c1a5bd18dd2eff53874748a84088a8fdc653da6fc7dae554214d4bc2","observation_id":"d0516a70-c0b2-462d-aff3-7e39c8b4a588","resolution":{"observed_at":"2026-08-08T13:49:17.573852Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"5123.10258","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:19.715573Z","title":"Gaffar, O","venue":null,"work_id":"e621e8af-b017-4648-b780-36f6d218a59c","year":2004},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.581675Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:cc7f2acd018ef24b07470d2644857c5851679a2906f1e3bdebb978a9926dee46","observation_id":"5730fd38-31eb-4448-8ded-f25f341e06f9","resolution":{"observed_at":"2026-08-08T13:49:19.724291Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:19.605579Z","title":null,"venue":null,"work_id":"939e5557-599f-4ada-a9a2-5f58f039ff87","year":2008},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.588289Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:7a1f53b72474e77aded7445bfa6aa8d49bf7749c465f3136d4d7f0eb0410a4bd","observation_id":"f4ff3bcf-d9bf-442b-9381-b31875854bd5","resolution":{"observed_at":"2026-08-08T13:49:19.614744Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:17.594436Z","title":null,"venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.594436Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:43e63c522505078231c938f5a5f1cc44b7f9958178fedda042f57d597ef54278","observation_id":"78e1bb80-84f1-41d9-a2c9-2c00659b1cca","resolution":{"observed_at":"2026-08-08T13:49:17.594436Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1137/21m1399385","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:17.890247Z","title":"Giles and O","venue":null,"work_id":"33a04baa-c04d-4192-9468-b20a6b89ff42","year":2021},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.600017Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:e3346e6a788c2db26bfa32faf677ad32654dcaa1859a19176b9036197e0a4135","observation_id":"70ad6242-7411-4937-9b09-accfd6dda28b","resolution":{"observed_at":"2026-08-08T13:49:17.896021Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:17.605957Z","title":"Giles and O","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.605957Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:fa446a2e5a8c1b0e02aeb2e003d175c04d05d9fcebba385c30dd39ef23810012","observation_id":"7f77d681-2d93-4824-b0f1-5241ebf1b63a","resolution":{"observed_at":"2026-08-08T13:49:17.605957Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:17.611081Z","title":"Glasserman","venue":null,"work_id":null,"year":2004},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.611081Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:0c0d6eb18f1e87869120c1aed7e24033448fcb43fd261abf9684ebdde5c4c53f","observation_id":"0753f11f-298e-478e-80f5-77052ec97321","resolution":{"observed_at":"2026-08-08T13:49:17.611081Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:20.245988Z","title":"Developer reference for Intel ® oneAPI Math Kernel Library for C","venue":null,"work_id":"b5965cd9-9194-454e-883b-97917259fa16","year":2024},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.616945Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:1c1364e1815392853394bd69cc940e29860b9426282c0bc28973f40f5df1c676","observation_id":"eb8c295c-e57c-4692-939d-ae45433f3ea6","resolution":{"observed_at":"2026-08-08T13:49:20.255293Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:20.219420Z","title":"Leber, B","venue":null,"work_id":"157e09ff-2adb-46ef-902d-32dfbc46f6ef","year":2011},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.624447Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:af4fbde16347acaec452aa905dd2731f39e610ccf817acc12c5ff6bc15571738","observation_id":"ad15a568-d996-423c-95b0-db70d3934ed7","resolution":{"observed_at":"2026-08-08T13:49:20.225901Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1109/tc.2004.106","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:17.818721Z","title":null,"venue":null,"work_id":"4a05c53e-90a1-4ee5-b641-35b1684e9b39","year":2004},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.634931Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:c239e1e46dd31ec2cd70699e8b546b09df6d283528e84d412558a45a823edb2e","observation_id":"0c6eea9b-dd97-425a-b83b-a66b9a33295c","resolution":{"observed_at":"2026-08-08T13:49:17.825294Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:19.312742Z","title":null,"venue":null,"work_id":"2b39b2b2-4280-44c8-ad6d-c924c7e05e50","year":1990},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.640830Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:87a1895c3d569afd164ec8387796b34d4c66af6584c7bd6febd86ca218c41b59","observation_id":"dea3a732-8d31-41df-81f4-887cd5233ced","resolution":{"observed_at":"2026-08-08T13:49:19.320539Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:19.026995Z","title":null,"venue":null,"work_id":"92e29906-1343-435b-ac46-9f78962e2a48","year":2009},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.645908Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:d86ea0906cbf8a154c3d950a566766356089e6dca22a792117ee983aa7795117","observation_id":"8503b9ac-905b-4015-9776-ff2e5b525a2f","resolution":{"observed_at":"2026-08-08T13:49:19.036099Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:18.723639Z","title":"Lindsey, M","venue":null,"work_id":"7d9d8d4f-dd88-4fbe-92d9-f338b984c1cd","year":2016},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.652350Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:392dd065bac1fd68059b32b65e129b3f2ccb6703df1227a425b8d9729215cda0","observation_id":"57e4a003-44ff-47e0-a2ec-f3977e8dcd02","resolution":{"observed_at":"2026-08-08T13:49:18.729608Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1145/2980052","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:17.794514Z","title":null,"venue":null,"work_id":"0e231e5c-2ab8-4b9b-a361-57e5de7c2a1c","year":2016},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.659329Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:3cfe51c50dd63c4a8e5e2686c8d49b661d9beacf377e0e890013871d534a2990","observation_id":"8398a1e0-b91e-4f04-ac4c-d761ee418a9c","resolution":{"observed_at":"2026-08-08T13:49:17.800943Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:20.194653Z","title":"Fixed-Point Designer documentation","venue":null,"work_id":"68dae50e-5b9e-4971-a17b-9e593b8b6623","year":2024},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.666610Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:6fd48d9b29df32b5becb4b3a6f29f4661b475e8f432693a8c0f12b6ec0e2fb26","observation_id":"e6ebc16f-88aa-48ec-8d15-8a77318ecee4","resolution":{"observed_at":"2026-08-08T13:49:20.201130Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:18.463022Z","title":"Menon, M","venue":null,"work_id":"54ea7090-1333-45ba-b933-05bd5324234c","year":2018},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.675806Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:494c6337b75497700b1b1fefcd137cefcdadc5004289634d66b7199fe0029226","observation_id":"2bef89cc-686e-4df7-bc8e-8eedf96f34bd","resolution":{"observed_at":"2026-08-08T13:49:18.469838Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1137/23m1552814","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:17.770314Z","title":"Sheridan-Methven and M","venue":null,"work_id":"bc22a4c8-7ebb-4998-a8b5-d5df7b03d03b","year":2024},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.682002Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:d260f9c86e2368bfe81e1bf91c8cf8effac0514513d7298b4297d2bb6baa9d0b","observation_id":"2be65599-27c4-42f6-8066-3e0e1c986940","resolution":{"observed_at":"2026-08-08T13:49:17.777929Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:18.275515Z","title":"Thomas, L","venue":null,"work_id":"222156fc-8848-490f-8d9b-a96f70a28c82","year":2009},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.689325Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:e8a9c7352d0aa26ef568efb1dbb4d4461b661d562930b544b85150c57f05dd61","observation_id":"e7cfd232-84a7-49a4-b5a5-2af6fa8afa2a","resolution":{"observed_at":"2026-08-08T13:49:18.281337Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1002/9781119079231","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:17.747582Z","title":"Woods, J","venue":null,"work_id":"bf71b517-343c-4013-a3ac-4b16f4a2072b","year":2008},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.696492Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:715ca397e0f3bd83d7f233e4a71f4c0de333598eed30d4b31f10cb69c109ef5e","observation_id":"74fdeed7-ac39-478d-bc5b-54fa27c99959","resolution":{"observed_at":"2026-08-08T13:49:17.755210Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1109/fpl.2011.64","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T13:49:17.838739Z","title":null,"venue":null,"work_id":"df342388-be57-4415-a3c9-f70307d5c8d6","year":2011},"citing_paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs","version":1},"reference_index":2011,"source":"pdf_text","source_observed_at":"2026-08-08T13:49:17.629646Z"},"links":{"citing_paper":"/paper/2502.07123"},"observation_digest":"sha256:fe7a4db1320c6766c87ca3ce5845124f65cfbaa645f36649797a6903ab18f38f","observation_id":"e12bd9cf-33f4-4c6f-8573-24048c5ad94b","resolution":{"observed_at":"2026-08-08T13:49:17.844464Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2502.07123","last_updated":"2025-02-10T23:36:41Z","latest_version":1,"primary_category":"q-fin.CP","snapshot_observed_at":"2026-08-08T13:42:39.119191Z","submitted_at":"2025-02-10T23:36:41Z","title":"A nested MLMC framework for efficient simulations on FPGAs"},"reference_resolution":{"displayed":26,"state_counts":{"malformed_identifier":1,"metadata_mismatch":3,"parse_uncertain":0,"unresolved":5,"verified_exact":14,"verified_fuzzy":3},"total_outbound_references":26},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 26 of 26 outbound references and 1 inbound Pith citation observation for arXiv:2502.07123."}