{"as_of":"2026-08-09T14:35:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:70cb989dcba84ae994fd7a4267fe26780589784ecf6a8458ce5e38b9c02a8504","coverage":[{"denominator":77,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":77,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T23:14:10.517255Z","state":"measured"},{"denominator":77,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":77,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2502.08949/citation-record","integrity":"/paper/2502.08949/integrity","json":"/paper/2502.08949/citation-record.json","paper":"/paper/2502.08949"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:10.119725Z","title":"Language models are few-shot learners","venue":null,"work_id":null,"year":1901},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.119725Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:4ae40e402603895c7f42b771e34b255fa707f9305c63ce6b6e497a863665de28","observation_id":"5fdda2d6-3392-475c-b35f-e10378b9809f","resolution":{"observed_at":"2026-08-07T23:14:10.119725Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:10.125565Z","title":"Bert: Pre-training of deep bidirectional transformers for language understanding","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.125565Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:1c30c1317c25e983394b274ab0d3d432ec88d3b789b71b83363ae5ccf4a9cd82","observation_id":"ccc74661-305a-4826-9775-9cd511f5f7ed","resolution":{"observed_at":"2026-08-07T23:14:10.125565Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:10.131263Z","title":"Vilbert: Pretraining task-agnostic visiolinguistic representations for vision-and-language tasks","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.131263Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:e5ec03d85f8946db6800f8c823053c0f18b55ec1d8842e7f01ed9ad24d77c558","observation_id":"a9d45260-dae4-447d-a5f0-d0a2c454248d","resolution":{"observed_at":"2026-08-07T23:14:10.131263Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:10.137006Z","title":"Learning transferable visual models from natural language supervision","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.137006Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:911f65bfd96a6a7fd101a04c280f80ad5f6312e495ac836207c66593f45a12ca","observation_id":"c4b09faa-42ad-4d90-b42e-17a3fa85206f","resolution":{"observed_at":"2026-08-07T23:14:10.137006Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:10.142090Z","title":"Large-scale chemical language representations capture molecular structure and properties","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.142090Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:71446a75672482574a57cd8cadbc91bac42e0633bd8f2d9f8ea65b80934903a2","observation_id":"2c8768ea-cb59-49ba-b717-3eecdb0c79a6","resolution":{"observed_at":"2026-08-07T23:14:10.142090Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.834324Z","title":"Accurate prediction of molecular properties and drug targets using a self- supervised image representation learning framework","venue":null,"work_id":"8e7cd165-d8ef-4689-95c2-ff28cb34191d","year":2022},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.146961Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:58bfb0d7a7284422952e97b9e12527fa1fdacdd9205ea713850d95f466b2390d","observation_id":"ae7f8dd7-5049-4970-804a-c217b9dcb69f","resolution":{"observed_at":"2026-08-07T23:14:11.839302Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1809.10341","last_updated":"2018-12-21T15:44:59Z","snapshot_observed_at":"2026-07-06T07:04:37.077852Z","submitted_at":"2018-09-27T04:53:24Z","title":"Deep Graph Infomax","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1809.10341","snapshot_observed_at":"2026-08-07T23:14:10.152612Z","title":"Deep graph infomax","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.152612Z"},"links":{"cited_paper":"/paper/1809.10341","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:73de26172fd9ed57a126659e15935f0784423bb7010ec61d3d127eef8d4f6fd9","observation_id":"e0405e74-377c-4a5a-a424-e333ecc5cc54","resolution":{"observed_at":"2026-08-07T23:14:10.152612Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1908.01000","last_updated":"2020-01-17T16:20:00Z","snapshot_observed_at":"2026-08-07T15:39:37.124800Z","submitted_at":"2019-07-31T06:28:43Z","title":"InfoGraph: Unsupervised and Semi-supervised Graph-Level Representation Learning via Mutual Information Maximization","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1908.01000","snapshot_observed_at":"2026-08-07T23:14:10.157899Z","title":"Infograph: Unsupervised and semi-supervised graph-level representation learning via mutual information maximization.arXiv preprint arXiv:1908.01000, 2019","venue":null,"work_id":null,"year":1908},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.157899Z"},"links":{"cited_paper":"/paper/1908.01000","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:a2b282ef6679b4a6e56134f28f30f23fa9b362914eb70841887c07b0def0a99e","observation_id":"7decce05-1842-4ebe-9d79-104309348cb2","resolution":{"observed_at":"2026-08-07T23:14:10.157899Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1910.06456","last_updated":"2019-10-14T22:59:51Z","snapshot_observed_at":"2026-07-06T08:29:31.108262Z","submitted_at":"2019-10-14T22:59:51Z","title":"Mixed Pooling Multi-View Attention Autoencoder for Representation Learning in Healthcare","version":1},"cited_work":{"arxiv_id":"1910.06456","doi":null,"metadata_source":"pith","pith_arxiv_id":"1910.06456","snapshot_observed_at":"2026-08-07T23:14:10.861201Z","title":"Mixed Pooling Multi-View Attention Autoencoder for Representation Learning in Healthcare","venue":"cs.LG","work_id":"66b557b2-efd1-4c41-a420-91997d26375f","year":2019},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.163017Z"},"links":{"cited_paper":"/paper/1910.06456","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:ea9f3006dfeeb7b7ef035801afe0ff17bb4bd1d363b2240c26cbfa8e742a7a43","observation_id":"8c63a00f-55f3-4ebd-80b9-eab654a074ea","resolution":{"observed_at":"2026-08-07T23:14:10.867183Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.819321Z","title":"Graph representation learning in biomedicine and healthcare","venue":null,"work_id":"341b953c-d586-4a43-9b73-478247510e0d","year":2022},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.168888Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:6c3fca8c11070acef71c2fb6256e4b3d099ec5e7a1f91aa67a145e17bc230915","observation_id":"34be89b2-c7ea-4bfb-8446-65471e3e2a2d","resolution":{"observed_at":"2026-08-07T23:14:11.823643Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.802513Z","title":"Clinical feature vector generation using unsupervised graph representation learning from heterogeneous medical records","venue":null,"work_id":"352006b7-5dea-43f6-adca-f6ac8e81c3d5","year":2023},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.174301Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:1be46cd32b413adbe17db055432272f1bcd361f129eb1b12e139395f58bc7fd0","observation_id":"b3618c72-e08d-427e-9cf7-6f12ed92b2f2","resolution":{"observed_at":"2026-08-07T23:14:11.807100Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.785954Z","title":"N-gram graph: Simple unsupervised representation for graphs, with applications to molecules","venue":null,"work_id":"4a6598f4-591f-401d-bfaf-1a8a6812a393","year":2019},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.179583Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:774f2eb69dc53ead36a1350e1525efeba3ecf8814e82ca326b346814fa8ca346","observation_id":"ba5680da-2cff-4e14-b1ab-e1cf1436c008","resolution":{"observed_at":"2026-08-07T23:14:11.791648Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.769156Z","title":"Molecular contrastive learning of representations via graph neural networks","venue":null,"work_id":"ccd42201-3c0c-4f61-980c-52c586ca7dbb","year":2022},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.185550Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:c0d25de22e7c05f58a8f73694ca23195a0f600424c4f74e5f1bc42e95e7997e3","observation_id":"c126039b-21b0-4023-b779-f41e193f1dcb","resolution":{"observed_at":"2026-08-07T23:14:11.775134Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.752239Z","title":"Molecular graph representation learning integrating large language models with domain-specific small models","venue":null,"work_id":"fe6bf8f1-9a1a-482f-ac7f-ba5d627bb4cc","year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.190419Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:6e1c5850c397c407295560322d12f907be109dc02a5515b17c8fe36ca19eb3fd","observation_id":"24929c46-6154-4b69-8aa3-636a6d4efecb","resolution":{"observed_at":"2026-08-07T23:14:11.757677Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2403.07257","last_updated":"2024-05-01T10:43:36Z","snapshot_observed_at":"2026-08-07T05:54:06.933164Z","submitted_at":"2024-03-12T02:26:30Z","title":"The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2403.07257","snapshot_observed_at":"2026-08-07T23:14:10.195239Z","title":"The dawn of ai-native eda: Opportunities and challenges of large circuit models","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.195239Z"},"links":{"cited_paper":"/paper/2403.07257","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:81c3147921583dd94a99a65795cde127823242d318e2c3fc1f25ddb4f7593675","observation_id":"4590d492-db10-4cd0-9ab6-b37aefc35220","resolution":{"observed_at":"2026-08-07T23:14:10.195239Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.736508Z","title":"Functionality matters in netlist representation learning","venue":null,"work_id":"7c46acb3-5268-43b2-a848-dce599606013","year":2022},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.200756Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:3ef61155d7cfbe3b79477e685d1e1c61bab855b32684d1f4ee9f71e1b5d073fb","observation_id":"53a4c83f-aa8b-4d1a-a017-d546b293dc3e","resolution":{"observed_at":"2026-08-07T23:14:11.741057Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.684523Z","title":"Fgnn2: A powerful pre-training framework for learning the logic functionality of circuits","venue":null,"work_id":"cfb13151-237f-4328-83f2-51c6ac819e88","year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.205515Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:c785d8879637870a7c8467e2a8bf541f299c9ca0826fcd07a7e676bcfe06819c","observation_id":"7ad473b1-2062-401d-8df5-990f27b8afa5","resolution":{"observed_at":"2026-08-07T23:14:11.707561Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.656923Z","title":"Deepgate2: Functionality-aware circuit repre- sentation learning","venue":null,"work_id":"6a6b17a5-c960-420c-a5c9-bd653ff251c4","year":2023},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.210945Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:fc69037ccad5dcea117027af3bf0947302c1eae16ec5720265e8ee28fa770aff","observation_id":"1b327eb5-e716-4d55-ac61-6b0042090dbc","resolution":{"observed_at":"2026-08-07T23:14:11.662838Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.639628Z","title":"Deep- gate3: Towards scalable circuit representation learning","venue":null,"work_id":"2b7b7701-22cf-4434-9ff3-93646dcf293a","year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.217116Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:5a98b5e10ade1572f861b441fb77d52696db28623210dceb2e176aa562e8e68e","observation_id":"6430ca3e-eb66-4696-9795-991a096aaff6","resolution":{"observed_at":"2026-08-07T23:14:11.645257Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2502.01681","last_updated":"2025-05-20T08:17:48Z","snapshot_observed_at":"2026-07-06T20:30:31.588538Z","submitted_at":"2025-02-02T05:25:34Z","title":"DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2502.01681","snapshot_observed_at":"2026-08-07T23:14:10.222152Z","title":"Deepgate4: Efficient and effective representation learning for circuit design at scale","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.222152Z"},"links":{"cited_paper":"/paper/2502.01681","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:ac9aefb6cea5981dc7c6ef3e9746c386c684a53381a614a4ea498818120fba48","observation_id":"e282a060-3555-43dd-b6a8-56e261e3b454","resolution":{"observed_at":"2026-08-07T23:14:10.222152Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2109.01116","last_updated":"2021-10-26T16:18:18Z","snapshot_observed_at":"2026-07-06T11:43:50.717280Z","submitted_at":"2021-09-02T17:43:45Z","title":"An Empirical Study of Graph Contrastive Learning","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2109.01116","snapshot_observed_at":"2026-08-07T23:14:10.227972Z","title":"An empirical study of graph contrastive learning","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.227972Z"},"links":{"cited_paper":"/paper/2109.01116","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:7ba0b36a651421beed1c9cac3b9e7dc78ad2c4f9342a46e33eaad059ae1cd81d","observation_id":"0b7c7448-bcb5-42a9-82fb-3e800c23f786","resolution":{"observed_at":"2026-08-07T23:14:10.227972Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2405.11868","last_updated":"2024-05-20T08:19:10Z","snapshot_observed_at":"2026-07-06T18:16:37.476614Z","submitted_at":"2024-05-20T08:19:10Z","title":"Towards Graph Contrastive Learning: A Survey and Beyond","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2405.11868","snapshot_observed_at":"2026-08-07T23:14:10.234228Z","title":"Towards graph contrastive learning: A survey and beyond","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.234228Z"},"links":{"cited_paper":"/paper/2405.11868","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:ab1b20d1cba699ccde8cd7d70f2998c4ce9c3f2b3e7bd718c75b5a5be47bc351","observation_id":"d422ab98-6185-41f0-b0c3-e568ce694493","resolution":{"observed_at":"2026-08-07T23:14:10.234228Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:10.239641Z","title":"Graph contrastive learning with augmentations","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.239641Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:4b3761074c3aaad7d2bbcd93a6b901958151ca287a47d639ce7d6a9c753c1835","observation_id":"79dffdf0-664b-4a5d-942c-9169ca02236b","resolution":{"observed_at":"2026-08-07T23:14:10.239641Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.603596Z","title":"Infogcl: Information-aware graph contrastive learning","venue":null,"work_id":"1ebe45e3-882f-4b49-87b5-1894f7224af9","year":2021},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.244833Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:d8dd12e42b33f714809af3844fd7bb254e33827180644a7bdb714489e66309f0","observation_id":"564826e7-7c0f-43dc-8a32-8cb622136126","resolution":{"observed_at":"2026-08-07T23:14:11.614799Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.586668Z","title":"Graph contrastive learning with adaptive augmentation","venue":null,"work_id":"13a0acd2-7f03-4478-8347-1d2f4db06517","year":2021},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.249918Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:3f9f001e809e1ceb42e17ccd33c7cd0b94071219ce341a792dcf05fafdc3316d","observation_id":"73a91ec9-bab8-44d2-858e-2e8f7c3bd996","resolution":{"observed_at":"2026-08-07T23:14:11.592310Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.568858Z","title":"Yosys-a free verilog synthesis suite","venue":null,"work_id":"832ac8db-a371-4214-b952-99589949d896","year":2013},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.254899Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:40d20afc014cac9753cd0c89594976778a2c7bbd42cda8ee38724488195330ae","observation_id":"5a321848-9b34-429a-ad28-3e1de2018aff","resolution":{"observed_at":"2026-08-07T23:14:11.574924Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.551449Z","title":"Abc: An academic industrial-strength verification tool","venue":null,"work_id":"5a1479e2-e4ef-4dcf-bf0d-60498e34b64b","year":2010},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.260395Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:ae2b56e5ff6deedf9ea1139ad61d7959216d2a74f78f1869d0e69a3da25d847e","observation_id":"3989bc4c-00e7-41ce-95a3-c12161dc3890","resolution":{"observed_at":"2026-08-07T23:14:11.557407Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.533414Z","title":"Deepgate: Learning neural representations of logic gates","venue":null,"work_id":"54569660-c3e3-43d4-9b74-2902a7a2ae4f","year":2022},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.265582Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:7af455238ec8aa7612c33027a662af594e2da82ec987669847909e2fd0d8b233","observation_id":"aa07043c-0b00-4739-adf2-e04d7c2937e4","resolution":{"observed_at":"2026-08-07T23:14:11.538687Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.516927Z","title":"Gcn-rl circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning","venue":null,"work_id":"c17c9758-84ce-46f7-ab8e-be86cfc864f5","year":2020},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.270722Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:73a1a2dfc51b0a93c1195990659c054851990ff34126b6c172f8c4506fa82707","observation_id":"0356ff7c-9bf9-43de-92f0-a6a58100a1cc","resolution":{"observed_at":"2026-08-07T23:14:11.522245Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.494530Z","title":"Autockt: Deep reinforcement learning of analog circuit designs","venue":null,"work_id":"201c6591-a8ee-43f3-a9aa-f79e1de33ae2","year":2020},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.275558Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:d0cc72c43dea8bef09f0a4f2c21a9c03f9da8e656707d6d6b5fc61ceaf4940d3","observation_id":"cbb7040e-7a9e-46a2-9e94-6c0ebff22812","resolution":{"observed_at":"2026-08-07T23:14:11.501902Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.474439Z","title":"Dnn-opt: An rl inspired optimization for analog circuit sizing using deep neural networks","venue":null,"work_id":"59b1bb52-d8cf-4dc0-b24b-75e34c27f085","year":2021},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.280490Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:287e46cbf92e668d7fc26d24deb5d26f9e029235eae51e0845c01c111eb58bac","observation_id":"5ceef5fd-d21c-4c72-a1ea-6cd0bf38f25e","resolution":{"observed_at":"2026-08-07T23:14:11.480170Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.07346","last_updated":"2024-08-06T18:14:17Z","snapshot_observed_at":"2026-07-06T18:43:59.807904Z","submitted_at":"2024-07-10T03:52:53Z","title":"INSIGHT: Universal Neural Simulator for Analog Circuits Harnessing Autoregressive Transformers","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.07346","snapshot_observed_at":"2026-08-07T23:14:10.286457Z","title":"Insight: Universal neural simulator for analog circuits harnessing autoregressive transformers","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.286457Z"},"links":{"cited_paper":"/paper/2407.07346","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:e53e2726a81d5a15c6f395853ae54b971ee1cb506a527464d05c29053ef3336e","observation_id":"febf4c8f-fb07-4a98-8a36-0c535e1be032","resolution":{"observed_at":"2026-08-07T23:14:10.286457Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.456161Z","title":"Learn-by-compare: Analog performance prediction using contrastive regression with design knowledge","venue":null,"work_id":"3b6db41e-40f2-47a0-ab3e-584b967bf937","year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.291895Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:376b39c79e3ec8ed3aa3754ece5410c628389f3c9aaff7a2b15befc101eb1ce9","observation_id":"1b00d479-e5a1-4663-bd23-a782a093fb0f","resolution":{"observed_at":"2026-08-07T23:14:11.461719Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:10.296962Z","title":"A simple framework for contrastive learning of visual representations","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.296962Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:d990ad702154edcc1a5f270d6fcc5e10141cbe3ef4267f50a0d1cff2538b5c53","observation_id":"1307e509-085e-4867-b065-9156ecb3469f","resolution":{"observed_at":"2026-08-07T23:14:10.296962Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:10.302306Z","title":"Exploring simple siamese representation learning","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.302306Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:c42252d3bd7d6507f12f1f3b1a7a51f2f29d560b8397d9fda53bced840ebf839","observation_id":"712ce2eb-19a5-4df8-b5a7-6992918531bc","resolution":{"observed_at":"2026-08-07T23:14:10.302306Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.418784Z","title":"Dag-aware aig rewriting a fresh look at combinational logic synthesis","venue":null,"work_id":"2d08904e-ffa1-459c-acb3-b1502c6f90e3","year":2006},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.307389Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:d89f884f2aa7c4059fd0076b8a2a5f968cd75acc5d453a95b749aa92232ada6a","observation_id":"2ebf639d-b16c-4a7e-80af-ccdf9743f40e","resolution":{"observed_at":"2026-08-07T23:14:11.423927Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.400090Z","title":"Data is all you need: Finetuning llms for chip design via an automated design-data augmentation framework","venue":null,"work_id":"83f5cffd-6f8e-4af3-abd3-11e8106946ed","year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.312640Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:4c038dd9fbb19dd8958b51deb58585e2249e5e9d941ef0b28fb7896f84b20ce9","observation_id":"fa99ecfa-4c62-4d25-b130-a253d6fb6f22","resolution":{"observed_at":"2026-08-07T23:14:11.406788Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:10.317460Z","title":"Verilogeval: Evaluating large language models for verilog code generation","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.317460Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:20a23a17169ef8ac115b14f2e5c3745626a4270228363cd3118b5561696d3307","observation_id":"93ffe9a9-08c8-4461-8de4-7f9af4b7f153","resolution":{"observed_at":"2026-08-07T23:14:10.317460Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2505.02168","last_updated":"2025-05-04T16:18:57Z","snapshot_observed_at":"2026-08-07T15:56:36.682905Z","submitted_at":"2025-05-04T16:18:57Z","title":"CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2505.02168","snapshot_observed_at":"2026-08-07T23:14:10.322042Z","title":"Circuitfusion: multimodal circuit represen- tation learning for agile chip design","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.322042Z"},"links":{"cited_paper":"/paper/2505.02168","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:528ca7947b032822bfd8d16e11336db313b390b4727fbce6d48c8acb866e2369","observation_id":"4389207c-f31a-44eb-b0b2-d7f2c5df005d","resolution":{"observed_at":"2026-08-07T23:14:10.322042Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.367759Z","title":"Pretraining graph neural networks for few-shot analog circuit modeling and design","venue":null,"work_id":"13809b3e-3387-47cd-94c3-ad27a20e090f","year":2022},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.327503Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:dbd4bf0ff28c0f799ac92de06bff72877f77329fdaa9b95add75067dc00fc8df","observation_id":"74a66449-a7cc-4596-bca7-b27d076c38f8","resolution":{"observed_at":"2026-08-07T23:14:11.374186Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.350252Z","title":"A robust automated analog circuits classification involving a graph neural network and a novel data augmentation strategy","venue":null,"work_id":"26c229ee-edfd-4179-9513-4e616e021480","year":2023},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.332527Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:e3122dfc28ab871d66cab10bd331ab823857f51b4b270c0ebdb6c54a962586cf","observation_id":"2fdd74d3-d76b-4a84-97f7-de8e234ee670","resolution":{"observed_at":"2026-08-07T23:14:11.355990Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.331990Z","title":"A graph attention network based system for robust analog circuits’ structure recognition involving a novel data augmentation technique","venue":null,"work_id":"69540d6f-b84d-4883-a380-5db3a83c6e0a","year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.337470Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:fc1ea0ca056c2730b1b64c341da0120818aa7dd65255a238c2c70ca3794336dd","observation_id":"1b2e80b6-8a2b-4845-8611-2e50830fc960","resolution":{"observed_at":"2026-08-07T23:14:11.337962Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2405.14918","last_updated":"2024-05-30T16:04:44Z","snapshot_observed_at":"2026-08-03T19:22:40.216434Z","submitted_at":"2024-05-23T17:13:52Z","title":"AnalogCoder: Analog Circuit Design via Training-Free Code Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2405.14918","snapshot_observed_at":"2026-08-07T23:14:10.342424Z","title":"Analogcoder: Analog circuit design via training-free code generation","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.342424Z"},"links":{"cited_paper":"/paper/2405.14918","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:e8da76d2e5f024c2df0faa882022c674ac8a28350222954b6877ee71fe2a16df","observation_id":"62cf1f4f-bad5-4455-ae46-78bfb4aac613","resolution":{"observed_at":"2026-08-07T23:14:10.342424Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2410.20553","last_updated":"2024-10-27T18:58:06Z","snapshot_observed_at":"2026-07-06T19:40:25.975196Z","submitted_at":"2024-10-27T18:58:06Z","title":"SPICEPilot: Navigating SPICE Code Generation and Simulation with AI Guidance","version":1},"cited_work":{"arxiv_id":"2410.20553","doi":null,"metadata_source":"pith","pith_arxiv_id":"2410.20553","snapshot_observed_at":"2026-08-07T23:14:10.722911Z","title":"SPICEPilot: Navigating SPICE Code Generation and Simulation with AI Guidance","venue":"cs.AR","work_id":"39fcc270-6582-422f-b156-52a1a5934274","year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.348975Z"},"links":{"cited_paper":"/paper/2410.20553","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:3c16ad3f1645de25d71704e792033c66cddfc4ea13f67d85b15b0468c80ebee4","observation_id":"8633f39b-e489-4ac2-94fa-7475c2d569ea","resolution":{"observed_at":"2026-08-07T23:14:10.728218Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2411.14299","last_updated":"2025-03-23T15:39:58Z","snapshot_observed_at":"2026-08-08T13:26:40.035756Z","submitted_at":"2024-11-21T16:50:11Z","title":"Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2411.14299","snapshot_observed_at":"2026-08-07T23:14:10.355326Z","title":"Auto-spice: Leveraging llms for dataset creation via automated spice netlist extraction from analog circuit diagrams","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.355326Z"},"links":{"cited_paper":"/paper/2411.14299","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:ca673bef3717cc62a73c26239b90af83189e2a4b729b003c77e8eac9653c8574","observation_id":"cb8cf2f8-12b3-4fdb-ba5d-19fb6c3a31db","resolution":{"observed_at":"2026-08-07T23:14:10.355326Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.314029Z","title":"Paragraph: Layout parasitics and device parameter prediction using graph neural networks","venue":null,"work_id":"f3eaa1e8-a405-4461-875a-25f0a969c9dd","year":2020},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.360734Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:8d101b23d95f58d16a040d0398eaca9a033c8da0afd2fda35b0718dc9528b930","observation_id":"3b976a8a-cdb7-4144-a95d-213c4c510691","resolution":{"observed_at":"2026-08-07T23:14:11.319520Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.296715Z","title":"Pretraining graph neural networks for few-shot analog circuit modeling and design","venue":null,"work_id":"a0deb560-bc3a-4dd5-a424-8f5148a2a268","year":2023},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.365715Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:a805c8cc97fd1661c21e96ff837dc6db4be9528419e1829c6fc5f4e761fb4e52","observation_id":"92fb7947-98c2-4aed-9ffa-e67cfe9e9e7b","resolution":{"observed_at":"2026-08-07T23:14:11.302498Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1609.02907","last_updated":"2017-02-22T09:55:36Z","snapshot_observed_at":"2026-07-06T05:10:16.862707Z","submitted_at":"2016-09-09T19:48:41Z","title":"Semi-Supervised Classification with Graph Convolutional Networks","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1609.02907","snapshot_observed_at":"2026-08-07T23:14:10.372125Z","title":"Semi-supervised classification with graph convolutional networks","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.372125Z"},"links":{"cited_paper":"/paper/1609.02907","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:5fc7b641f21f899f989974630d18c32bd52bf9adbd505382109a651e31eff574","observation_id":"51c2af2d-3453-4c7d-ad9d-5bf6345a4a1b","resolution":{"observed_at":"2026-08-07T23:14:10.372125Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:10.377530Z","title":"Inductive representation learning on large graphs","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.377530Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:e6ee9f43e58ad9b4ea6cb06785f328bc9e872009a84fe055acd14437432f3e82","observation_id":"00ded8f7-0693-41b0-b24a-a630acdf1117","resolution":{"observed_at":"2026-08-07T23:14:10.377530Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:10.382523Z","title":"Graph attention networks","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.382523Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:0bdb68e27232e63ede48b8eb8e12083c9b79be7499b5c6486ba14217b7145005","observation_id":"8f46c0d1-a9f5-4c53-82ca-7fad92850716","resolution":{"observed_at":"2026-08-07T23:14:10.382523Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1810.00826","last_updated":"2019-02-22T19:15:54Z","snapshot_observed_at":"2026-07-06T07:05:24.565760Z","submitted_at":"2018-10-01T17:11:31Z","title":"How Powerful are Graph Neural Networks?","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1810.00826","snapshot_observed_at":"2026-08-07T23:14:10.387912Z","title":"How powerful are graph neural networks? arXiv preprint arXiv:1810.00826, 2018","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.387912Z"},"links":{"cited_paper":"/paper/1810.00826","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:20b5076af7e88f017b73ca41c2ed9c7eb97521ba941cff0de3eef670689ee61f","observation_id":"884e38ab-5c10-4e1f-820a-f45c7d6da7f0","resolution":{"observed_at":"2026-08-07T23:14:10.387912Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.252079Z","title":"Noception: A fast ppa prediction framework for network-on-chips using graph neural network","venue":null,"work_id":"c80c7b85-30d1-4af1-9a67-2614ab37df1a","year":2022},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.393151Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:eab766344fad93f3251cbb7f8c944760d799305900a3727db80d413c42fccb85","observation_id":"b47dff0a-d05a-4b60-b9a8-f96eb5bf7c28","resolution":{"observed_at":"2026-08-07T23:14:11.258048Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2311.08441","last_updated":"2023-11-14T17:17:32Z","snapshot_observed_at":"2026-07-06T16:47:33.021833Z","submitted_at":"2023-11-14T17:17:32Z","title":"MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design","version":1},"cited_work":{"arxiv_id":"2311.08441","doi":null,"metadata_source":"pith","pith_arxiv_id":"2311.08441","snapshot_observed_at":"2026-08-07T23:14:10.652123Z","title":"MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design","venue":"cs.AR","work_id":"3b111b5b-924c-47a9-ac45-e2c147dfc546","year":2023},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.397750Z"},"links":{"cited_paper":"/paper/2311.08441","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:1e679c67bb71bb2619f6b6b373d7d576295f6d91ce19db3056c59147284a7321","observation_id":"33d25feb-3731-4409-ad1c-44414e5fc354","resolution":{"observed_at":"2026-08-07T23:14:10.657849Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.232667Z","title":"PowPrediCT: Cross-stage power prediction with circuit-transformation-aware learning","venue":null,"work_id":"ca65f4d5-b0b6-4183-a49c-bc4cb7017024","year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.402725Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:8a06be192ab519d481893cb2299c73685206911e9d9df2f166c45005de29ac26","observation_id":"f5584e70-8265-4d69-a205-5801b041ad62","resolution":{"observed_at":"2026-08-07T23:14:11.238310Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.215968Z","title":"Pan, and Yibo Lin","venue":null,"work_id":"5e563152-2646-424e-9ba0-36bd67b5a55e","year":2022},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.407908Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:fe52797ea344d10e67eac6c8aafc7cde9f00a5a5d078d25588fba557dfded7e5","observation_id":"6d2a6073-b6cf-46d3-bc52-453f2e23e7ac","resolution":{"observed_at":"2026-08-07T23:14:11.220751Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.198577Z","title":"CircuitSeer: RTL post-pnr delay prediction via coupling functional and structural representation","venue":null,"work_id":"ea217074-8dc4-4e9a-a5a5-669fcdb51253","year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.412282Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:c7409597e003479e48fced3e98baee3e003db38bcbfdcac82474cbd494dc9cba","observation_id":"3495e175-6ae9-47bd-b9a4-69697c093922","resolution":{"observed_at":"2026-08-07T23:14:11.205094Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.180805Z","title":"LHNN: Lattice hypergraph neural network for vlsi congestion prediction","venue":null,"work_id":"092a2d0e-5917-4931-ac0f-2bab37a2c20c","year":2022},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.416703Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:d738da4da548c1cfa03de000e9dba50b7930995ce4d8aa05912dd789968e10ce","observation_id":"99ff807a-ec00-4802-9675-fced952deffd","resolution":{"observed_at":"2026-08-07T23:14:11.187313Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2403.18569","last_updated":"2024-12-05T09:02:11Z","snapshot_observed_at":"2026-07-06T17:51:56.621426Z","submitted_at":"2024-03-27T13:50:13Z","title":"PDNNet: PDN-Aware GNN-CNN Heterogeneous Network for Dynamic IR Drop Prediction","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2403.18569","snapshot_observed_at":"2026-08-07T23:14:10.421172Z","title":"PDNNet: PDN-aware gnn-cnn heterogeneous network for dynamic ir drop prediction","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.421172Z"},"links":{"cited_paper":"/paper/2403.18569","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:1857fdb7e4ae8f627fa83d84b18fcda135daf169e02992256ce4f6768e656c2a","observation_id":"2d7ec4ce-6057-4512-bb2c-8b1bf171586a","resolution":{"observed_at":"2026-08-07T23:14:10.421172Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.162640Z","title":"GNN-RE: Graph neural networks for reverse engineering of gate-level netlists","venue":null,"work_id":"1fa5cc32-95b7-4f22-a0fa-4fd8d8a65628","year":2022},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.426181Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:3b39c31364be4385b5268e1df8a2dd99a561e16e034e04c479f481743d177558","observation_id":"73ea0f6c-9c43-4104-9d88-e912c203a469","resolution":{"observed_at":"2026-08-07T23:14:11.169032Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.145458Z","title":"Appgnn: Approximation-aware functional reverse engineering using graph neural networks","venue":null,"work_id":"5d62834c-c240-440c-ad8b-99b31e798788","year":2022},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.430769Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:505768fa7633cc7b63d77c916cd30dc117e679932b3b5316b3d95a35a49264f4","observation_id":"bb7f8e40-b96d-48b1-9d16-13ac004a3063","resolution":{"observed_at":"2026-08-07T23:14:11.150819Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.128069Z","title":"Graph of circuits with gnn for exploring the optimal design space","venue":null,"work_id":"13ca119f-59d9-4ea8-ab8c-f31503f62b8b","year":2023},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.436262Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:0c46c8404eb1ffbbd5d42084d659b3b1dcdf9e710ce046a54fb2d6e235d245f4","observation_id":"1dbcc881-ad78-4dad-ba6c-6f6c6e0eca3e","resolution":{"observed_at":"2026-08-07T23:14:11.133822Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.110097Z","title":"Circuit-gnn: A graph neural network for transistor-level modeling of analog circuit hierarchies","venue":null,"work_id":"e7e2320b-e4b8-4777-bd84-12473de789b6","year":2023},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":62,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.441477Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:f8329d80e2f15085ccd20fc196c165061390825c2bcb2427d51fac59fbd6cfea","observation_id":"df8e7e3b-fdde-4943-8acf-c46b5c264807","resolution":{"observed_at":"2026-08-07T23:14:11.115545Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.092151Z","title":"Khamis and Mohammed Agamy","venue":null,"work_id":"11cb9fe7-18f2-40e9-89fb-18d0bb29ec6b","year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":63,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.446006Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:31766683fca4d2bfac7b782ca8ff5529a3fb4de61b5ee8069fcd1150896ff6f4","observation_id":"1ec7a1e6-50a1-4b82-9f11-f2becf0a50bd","resolution":{"observed_at":"2026-08-07T23:14:11.097939Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.073802Z","title":"Turner, George F","venue":null,"work_id":"990e419b-388b-4760-8a7f-849c0651befd","year":2021},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.450661Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:2f69eb93af0876595e2a8dd5a2f7d38147867a264a19b3180313dd2b0e8a96bf","observation_id":"3fcbe442-eaec-4d17-9035-acf057daa46a","resolution":{"observed_at":"2026-08-07T23:14:11.078712Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.057193Z","title":null,"venue":null,"work_id":"5123ea85-08a1-468c-9493-53765b8a0e04","year":2021},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":65,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.455376Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:4ffbd0985e0dac048358e17cd049c0dca6bbfadb9c01f95e1dbf3ce6e55fb3fa","observation_id":"2608c597-a13c-456b-983d-23fd3e5e6dda","resolution":{"observed_at":"2026-08-07T23:14:11.062750Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.039913Z","title":"Pulserf: Physics augmented ml mod- eling and synthesis for high-frequency rfic design","venue":null,"work_id":"89e5801e-dcb8-44ae-bf9e-5187d27aad89","year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":66,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.460808Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:a1f4b94d5984fb1957e30408dbcc3f206b2d2729e523529baac95541f17f460c","observation_id":"3585e6b6-445e-403c-833d-e46b97fa0a41","resolution":{"observed_at":"2026-08-07T23:14:11.045569Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.023366Z","title":"Gnn-based hierarchi- cal annotation for analog circuits","venue":null,"work_id":"3e3a22f6-b073-4e49-86b8-99c404d0d1d0","year":2023},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":67,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.465965Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:d39265bf1ba166a1b2fb1c887f77feab4d66630b5cdc8435c2930cfffa58a949","observation_id":"8db7b37f-3f6f-4c68-9fbf-febf258a6c83","resolution":{"observed_at":"2026-08-07T23:14:11.028770Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:11.000223Z","title":"Graph attention-based symmetry constraint extraction for analog circuits","venue":null,"work_id":"c39da4c1-a770-444f-a6ad-b09b26f37f3a","year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":68,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.470869Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:92f81fbb0cb5eaeaab966152660480b05b7bf82b230dd9f8d07e4fdafc3d71b2","observation_id":"02ec12f3-c396-4dd4-ad46-52373f778ead","resolution":{"observed_at":"2026-08-07T23:14:11.010982Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2308.16406","last_updated":"2024-02-09T13:38:15Z","snapshot_observed_at":"2026-07-06T16:12:34.048921Z","submitted_at":"2023-08-31T02:20:25Z","title":"CktGNN: Circuit Graph Neural Network for Electronic Design Automation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2308.16406","snapshot_observed_at":"2026-08-07T23:14:10.475858Z","title":"Cktgnn: Circuit graph neural network for electronic design automation.arXiv preprint arXiv:2308.16406, 2023","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":69,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.475858Z"},"links":{"cited_paper":"/paper/2308.16406","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:c2e4e382f29bd26de5ff1d63a375ebec0661cc2a4c94980e5ce69bcf5ac066d6","observation_id":"ed9fbea2-daac-494e-855f-3b092d9062c5","resolution":{"observed_at":"2026-08-07T23:14:10.475858Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:10.981834Z","title":"Analoggym: An open and practical testing suite for analog circuit synthesis","venue":null,"work_id":"c9c6dc76-7af4-425a-8bc4-65852318a8aa","year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":70,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.481147Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:231e80d1b6075be74776e30bffb4c0ed059f830e892fd4a3eedbc858c889acaf","observation_id":"42bf6fc9-c006-453c-a745-ef26eb3eadfb","resolution":{"observed_at":"2026-08-07T23:14:10.987613Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.18272","last_updated":"2024-07-22T20:32:16Z","snapshot_observed_at":"2026-08-02T21:40:46.566272Z","submitted_at":"2024-07-22T20:32:16Z","title":"AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design","version":1},"cited_work":{"arxiv_id":"2407.18272","doi":null,"metadata_source":"pith","pith_arxiv_id":"2407.18272","snapshot_observed_at":"2026-08-07T23:14:10.593552Z","title":"AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design","venue":"cs.AR","work_id":"15a0d3ad-b8fe-41bc-8d06-33d4cc0c0f89","year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":71,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.485794Z"},"links":{"cited_paper":"/paper/2407.18272","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:82a3583bd03e29c05af6227a0763bf3abfc6b0a543680528ee09c412017e792b","observation_id":"a4c2df60-ce6f-458e-8224-78bf0884c093","resolution":{"observed_at":"2026-08-07T23:14:10.601142Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2006.07739","last_updated":"2020-06-13T23:00:22Z","snapshot_observed_at":"2026-08-08T08:56:54.810229Z","submitted_at":"2020-06-13T23:00:22Z","title":"DeeperGCN: All You Need to Train Deeper GCNs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2006.07739","snapshot_observed_at":"2026-08-07T23:14:10.491268Z","title":"Deepergcn: All you need to train deeper gcns","venue":null,"work_id":null,"year":2006},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":72,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.491268Z"},"links":{"cited_paper":"/paper/2006.07739","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:0ce2014b31f48f9d51bd1bf29a6c8fa9eda1dfa981c748acc95a4182a9950c34","observation_id":"daa60b6b-d810-4b02-820e-3ec71e72cc78","resolution":{"observed_at":"2026-08-07T23:14:10.491268Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2503.00205","last_updated":"2025-02-28T21:41:20Z","snapshot_observed_at":"2026-08-07T17:38:15.481404Z","submitted_at":"2025-02-28T21:41:20Z","title":"AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2503.00205","snapshot_observed_at":"2026-08-07T23:14:10.496934Z","title":"Analoggenie: A generative engine for automatic discovery of analog circuit topologies","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":73,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.496934Z"},"links":{"cited_paper":"/paper/2503.00205","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:4ca8c3070ab896d012a522b47aa7360beaf1ea6341c6ebd7df8d0bb4ee7e1e6f","observation_id":"7c957110-9c39-488b-b5d0-323f597cb5f5","resolution":{"observed_at":"2026-08-07T23:14:10.496934Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:10.965407Z","title":"Baker, Yuan-En Sun, Qi Tang, and Bao Wang","venue":null,"work_id":"0ec197a7-afb1-423a-a903-798462054034","year":2025},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":74,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.501851Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:dcdff3db502b4423be254ea74992d8ce8c9413d92848bb413683bf811c8e7cfb","observation_id":"bba5654d-3e6b-496a-af74-ba08319b5fc9","resolution":{"observed_at":"2026-08-07T23:14:10.970583Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:10.948179Z","title":"Domain knowledge-infused deep learning for automated analog/radio-frequency circuit parameter optimization","venue":null,"work_id":"5d2f4cbf-cbca-41b0-b6e5-e56c2c5c58dc","year":2022},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":75,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.507522Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:6c3e5a659ca7b2deee95c0c2b8f01a151f13ebcaa8a84d426746effd7191f43f","observation_id":"8f6ad5aa-e844-40c1-8200-79e0abed0bd5","resolution":{"observed_at":"2026-08-07T23:14:10.953379Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:10.931460Z","title":"Rose: Robust analog circuit parameter optimization with sampling-efficient reinforcement learning","venue":null,"work_id":"375962a5-16a6-4965-a915-4df2aa1d134e","year":2023},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":76,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.512151Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:484f4d40b449dc6323cb68752d39246225c42dd66161fdeed05e2964fa84353a","observation_id":"9e0425ae-d690-4978-a58a-871ab1918989","resolution":{"observed_at":"2026-08-07T23:14:10.936528Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T23:14:10.913628Z","title":"Rose-opt: Robust and efficient analog circuit parameter optimization with knowledge-infused reinforce- ment learning","venue":null,"work_id":"d54439d4-8bc4-4e0b-9a48-b0479154fe38","year":2024},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":77,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.517255Z"},"links":{"citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:503e2f7670d8e92ee90216171793462c8f4a2a5a01e6b955fcd0c3befbc73560","observation_id":"b7efb39a-63c6-424a-952b-b6ba347e6161","resolution":{"observed_at":"2026-08-07T23:14:10.918726Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","latest_version":2,"primary_category":"cs.LG","snapshot_observed_at":"2026-08-07T23:05:06.971916Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining"},"reference_resolution":{"displayed":77,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":28,"verified_exact":4,"verified_fuzzy":45},"total_outbound_references":77},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 77 of 77 outbound references and 0 inbound Pith citation observations for arXiv:2502.08949."}