{"as_of":"2026-08-15T19:37:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:6a54e60ad9be080b9da84651c7864ae035dca44750935cee92be9e027d6dac2c","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":7,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":7,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-15T06:32:42.880941+00:00","state":"measured"},{"denominator":7,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":7,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-14T10:19:28.678375Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-11T13:51:05.033249Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2503.00205","last_updated":"2025-02-28T21:41:20Z","snapshot_observed_at":"2026-08-10T21:15:12.693327Z","submitted_at":"2025-02-28T21:41:20Z","title":"AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2503.00205","snapshot_observed_at":"2026-08-07T23:14:10.496934Z","title":"Analoggenie: A generative engine for automatic discovery of analog circuit topologies","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2502.08949","last_updated":"2025-05-19T17:23:05Z","snapshot_observed_at":"2026-08-13T18:44:00.484170Z","submitted_at":"2025-02-13T04:15:20Z","title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","version":2},"reference_index":73,"source":"pdf_text","source_observed_at":"2026-08-07T23:14:10.496934Z"},"links":{"cited_paper":"/paper/2503.00205","citing_paper":"/paper/2502.08949"},"observation_digest":"sha256:d4f79195ff6fed65a76364e932b9c8929696055d458111f0cdb23cbfc33c9d0f","observation_id":"7c957110-9c39-488b-b5d0-323f597cb5f5","resolution":{"observed_at":"2026-08-07T23:14:10.496934Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2503.00205","last_updated":"2025-02-28T21:41:20Z","snapshot_observed_at":"2026-08-10T21:15:12.693327Z","submitted_at":"2025-02-28T21:41:20Z","title":"AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2503.00205","snapshot_observed_at":"2026-08-06T21:21:13.699348Z","title":"Analoggenie: A generative engine for automatic discovery of analog circuit topologies,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.00444","last_updated":"2025-07-19T03:51:06Z","snapshot_observed_at":"2026-08-10T19:54:34.089329Z","submitted_at":"2025-07-01T05:54:31Z","title":"DiffCkt: A Diffusion Model-Based Hybrid Neural Network Framework for Automatic Transistor-Level Generation of Analog Circuits","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-06T21:21:13.699348Z"},"links":{"cited_paper":"/paper/2503.00205","citing_paper":"/paper/2507.00444"},"observation_digest":"sha256:f5feede017990fa017bb450cebea47241758541388280fc28ff0c5b47a719172","observation_id":"68caaba2-ed9c-42cf-bfdc-a40687a346a0","resolution":{"observed_at":"2026-08-06T21:21:13.699348Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2503.00205","last_updated":"2025-02-28T21:41:20Z","snapshot_observed_at":"2026-08-10T21:15:12.693327Z","submitted_at":"2025-02-28T21:41:20Z","title":"AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2503.00205","snapshot_observed_at":"2026-08-06T15:46:52.986134Z","title":"Analoggenie: A generative engine for automatic discovery of analog circuit topologies,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.15104","last_updated":"2026-06-15T19:35:17Z","snapshot_observed_at":"2026-08-13T10:11:17.212034Z","submitted_at":"2025-07-20T19:57:07Z","title":"AnalogFed: Privacy-Preserving Discovery of Analog Circuits at Scale with Federated Generative AI","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-06T15:46:52.986134Z"},"links":{"cited_paper":"/paper/2503.00205","citing_paper":"/paper/2507.15104"},"observation_digest":"sha256:614634b28e617cf4f42c827a6215f136de1c577f8e131d3fb71997978928d3cc","observation_id":"ea24b881-937f-46ed-ab03-d5a62ce4b13f","resolution":{"observed_at":"2026-08-06T15:46:52.986134Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2503.00205","last_updated":"2025-02-28T21:41:20Z","snapshot_observed_at":"2026-08-10T21:15:12.693327Z","submitted_at":"2025-02-28T21:41:20Z","title":"AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies","version":1},"cited_work":{"arxiv_id":"2503.00205","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2503.00205","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"arXiv preprint arXiv:2503.00205","venue":null,"work_id":"2c98bfc1-28f5-49e5-ac0e-c1efb73c75a8","year":2025},"citing_paper":{"arxiv_id":"2604.08810","last_updated":"2026-04-09T22:59:27Z","snapshot_observed_at":"2026-08-11T17:13:15.195996Z","submitted_at":"2026-04-09T22:59:27Z","title":"R2G: A Multi-View Circuit Graph Benchmark Suite from RTL to GDSII","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-05-10T17:01:41.339487Z"},"links":{"cited_paper":"/paper/2503.00205","citing_paper":"/paper/2604.08810"},"observation_digest":"sha256:c59310009e224cffa282748971c4711057c186daf4f99611bad620a904d301e7","observation_id":"b2b80f86-5e31-486f-86b7-17f6b070b642","resolution":{"observed_at":"2026-05-11T07:41:01.280994Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2503.00205","last_updated":"2025-02-28T21:41:20Z","snapshot_observed_at":"2026-08-10T21:15:12.693327Z","submitted_at":"2025-02-28T21:41:20Z","title":"AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies","version":1},"cited_work":{"arxiv_id":"2503.00205","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2503.00205","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"arXiv preprint arXiv:2503.00205","venue":null,"work_id":"2c98bfc1-28f5-49e5-ac0e-c1efb73c75a8","year":2025},"citing_paper":{"arxiv_id":"2604.20916","last_updated":"2026-04-22T03:15:18Z","snapshot_observed_at":"2026-08-14T12:17:41.068007Z","submitted_at":"2026-04-22T03:15:18Z","title":"AnalogMaster: Large Language Model-based Automated Analog IC Design Framework from Image to Layout","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-05-09T23:56:04.088492Z"},"links":{"cited_paper":"/paper/2503.00205","citing_paper":"/paper/2604.20916"},"observation_digest":"sha256:aeff154a67f57c6fced9d23657d94b0f13e570bb10aef27e58ab3b7b6a42c9a9","observation_id":"316a4d90-85a3-4bc1-bda2-a3af7d4af6fb","resolution":{"observed_at":"2026-05-11T13:51:05.039141Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2503.00205","last_updated":"2025-02-28T21:41:20Z","snapshot_observed_at":"2026-08-10T21:15:12.693327Z","submitted_at":"2025-02-28T21:41:20Z","title":"AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2503.00205","snapshot_observed_at":"2026-08-01T00:04:26.575375Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.23225","last_updated":"2026-07-25T14:23:27Z","snapshot_observed_at":"2026-08-13T10:35:57.283171Z","submitted_at":"2026-07-25T14:23:27Z","title":"ParasGB: A Graph Benchmark Suite for Parasitic Estimation on AMS Circuits","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-01T00:04:26.575375Z"},"links":{"cited_paper":"/paper/2503.00205","citing_paper":"/paper/2607.23225"},"observation_digest":"sha256:36bde65d88ffaf87c5813300e46fdec3a908b07c343e157267e1485b08c6fce1","observation_id":"b124b1c5-a543-437e-aede-b222e649d095","resolution":{"observed_at":"2026-08-01T00:04:26.575375Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2503.00205","last_updated":"2025-02-28T21:41:20Z","snapshot_observed_at":"2026-08-10T21:15:12.693327Z","submitted_at":"2025-02-28T21:41:20Z","title":"AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2503.00205","snapshot_observed_at":"2026-08-14T10:19:28.678375Z","title":"AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T19:19:46.662194Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.678375Z"},"links":{"cited_paper":"/paper/2503.00205","citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:e8ef7abd51a0e42019b31a83ed27778445c54a10ecd62ab7d14857c5bede30e1","observation_id":"6ea56c73-7bc9-4d0d-a4ee-c47926f23e68","resolution":{"observed_at":"2026-08-14T10:19:28.678375Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2503.00205/citation-record","integrity":"/paper/2503.00205/integrity","json":"/paper/2503.00205/citation-record.json","paper":"/paper/2503.00205"},"outbound":[],"paper":{"arxiv_id":"2503.00205","last_updated":"2025-02-28T21:41:20Z","latest_version":1,"primary_category":"cs.LG","snapshot_observed_at":"2026-08-10T21:15:12.693327Z","submitted_at":"2025-02-28T21:41:20Z","title":"AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"thesis":"As of 15 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 7 inbound Pith citation observations for arXiv:2503.00205."}