{"as_of":"2026-08-19T02:15:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:a074f3adea54354133ddfd273bbf31120714f3d79d5c6176bd75d499ac67b2c9","coverage":[{"denominator":50,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":50,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-09T10:49:51.844347Z","state":"measured"},{"denominator":51,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":51,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-18T06:34:40.430872+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-07-03T17:31:06.732545Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-03T17:38:43.473092Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"cited_work":{"arxiv_id":"2503.11658","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2503.11658","snapshot_observed_at":"2026-07-03T17:38:43.473092Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation,","venue":null,"work_id":"2a9d2e2f-4571-4bb5-872a-e4cfb500a58f","year":2024},"citing_paper":{"arxiv_id":"2607.01609","last_updated":"2026-07-02T02:24:00Z","snapshot_observed_at":"2026-08-16T17:11:38.303052Z","submitted_at":"2026-07-02T02:24:00Z","title":"SINA: A Fully Automated Circuit Schematic Image to Netlist Generator Using Artificial Intelligence","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-07-03T17:31:06.732545Z"},"links":{"cited_paper":"/paper/2503.11658","citing_paper":"/paper/2607.01609"},"observation_digest":"sha256:97ef614c5bc760aa982fbf616dc3f4e8d30cbfe49f3b5a18c234d40c4fd947ed","observation_id":"3eb3291a-9e54-44fc-baad-b2c3349102dc","resolution":{"observed_at":"2026-07-03T17:38:43.474546Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2503.11658/citation-record","integrity":"/paper/2503.11658/integrity","json":"/paper/2503.11658/citation-record.json","paper":"/paper/2503.11658"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2021.30653","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.800322Z","title":"Applications of Arti ficial Intelligence on the Modeling and Optimization for Analog and Mixed- Signal Circuits: A Review,","venue":null,"work_id":"e2e15498-7446-43e8-97bd-3fab8fbb0cd4","year":2021},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.572132Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:7c6dbd0786c6dc341ac842c322cf825a4dee9f4589aaa3a40cdef5c53140125d","observation_id":"835ded14-cf9a-4fc2-ba9b-d6206019f3a2","resolution":{"observed_at":"2026-08-09T10:49:55.808117Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.725302Z","title":"AnGeL: Fully -Automated Analog Circuit Generator Using a Neural Network Assisted Semi - Supervised Learning Approach,","venue":null,"work_id":"d705ff6b-8b36-44de-a85b-68dc29c22ca6","year":2023},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.578865Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:06df3601cb5e85074b59c8a06f207b07c2f26184c448652ed2f410225748b896","observation_id":"8446ab7e-cc27-4715-af41-372bc7c7f9e9","resolution":{"observed_at":"2026-08-09T10:49:55.730225Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.572054Z","title":"An Automated Circuit Topology Generation and Optimization Method for CMOS Low -Noise Amplifiers,","venue":null,"work_id":"c4f2bd97-dac4-47cf-9b0f-eee6639b9e33","year":2025},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.584468Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:2157b363190e3b20472ae3475ff15c01393a90c30c7066ff2c0f2f907f8f4fde","observation_id":"ed884649-f3d7-4e1e-b57b-37eb189cf654","resolution":{"observed_at":"2026-08-09T10:49:55.577478Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:56.152469Z","title":"A novel mobile application for circuit component identification and recognition through machine learning and image processing techniques,","venue":null,"work_id":"8410cb5f-55b7-47ac-b6f3-82334308718c","year":2017},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.589853Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:071711557d8da36db3293f7516a9ba8161400b5e964235858bce320b68efe545","observation_id":"04668d1a-c8ee-4da4-87de-a72b1f7c68e2","resolution":{"observed_at":"2026-08-09T10:49:56.157132Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:56.137984Z","title":"Circuit recognition with deep learning,","venue":null,"work_id":"2884f9a7-f497-4e58-9ab7-cb87e2f72857","year":2017},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.595345Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:5ca8e7f015fd53b7e8806a899b499cc76e8f9373d86ba4fb3dc84c0172c4b107","observation_id":"3b677256-db8c-4ada-a954-c59aa1032644","resolution":{"observed_at":"2026-08-09T10:49:56.142740Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:56.122903Z","title":"Offline hand-drawn circuit component recognition using texture and shape -based features,","venue":null,"work_id":"9cba714a-0ea9-4208-9965-0581dc44b169","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.601401Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:ac0658ad8e97937b16f5b88b8e555d4225f96d3a7f9d7c95a8ee1fb4626fdd7d","observation_id":"f65768e7-9c1c-4d9c-ba23-f5be4cb0994c","resolution":{"observed_at":"2026-08-09T10:49:56.128018Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:56.107975Z","title":"Library -free structure recognition for analog circuits,","venue":null,"work_id":"0997f8b0-cf77-4d1c-b9fd-719aaf7d6671","year":2021},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.608294Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:9aa45f75b44326ef782b7cc89bec297b73fa40a74ab248846927b3936436a174","observation_id":"18b0aec9-a16c-4b0b-ac1e-de70c9d0ea1b","resolution":{"observed_at":"2026-08-09T10:49:56.113053Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.388429Z","title":"Deep Learning for Instance Retrieval: A Survey,","venue":null,"work_id":"e4c3d4f5-b464-4ad8-813e-fcecaa939639","year":2023},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.615381Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:5ba6af3a66c926767986cdeda02277d2fdfb1e7c337a5fedd92fb07a30b3b49b","observation_id":"05316a78-6270-4ed4-b987-b3341a9b1b8a","resolution":{"observed_at":"2026-08-09T10:49:55.393357Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.230016Z","title":"A Decade Survey of Content Based Image Retrieval Using Deep Learning,","venue":null,"work_id":"0a257f26-1821-40c4-a511-30688cf86470","year":2022},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.622793Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:efbe43914822a228437f3b910f3fe9695de6611d9028d67668c831876ea88f62","observation_id":"2a20f014-0e3c-4e3c-adbb-908746da9420","resolution":{"observed_at":"2026-08-09T10:49:55.235079Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.057453Z","title":"Diagram Image Retrieval and Analysis: Challenges and Opportunities,","venue":null,"work_id":"ef56c584-5d8b-43b2-800e-0aff3b04f5cb","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.627989Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:e8bd057c94f2003b6abc03d1966de4b788dc318c86a76211b2293930d25a1b6a","observation_id":"fb1d46ec-2e7d-4005-abf6-a37f1ecacc24","resolution":{"observed_at":"2026-08-09T10:49:55.062348Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:54.882322Z","title":"Network Science Meets Circuit Theory: Resistance Distance, Kirchhoff Index, and Foster’s Theorems With Generalizations and Unifi cation,","venue":null,"work_id":"efd02212-e308-4145-8fd9-5a97527d94d1","year":2019},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.633856Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:629c22e638e6cce2d34745f4ac6d64544ae505db80046cc171d0805ba2c2f86b","observation_id":"d79b8ef8-2aba-46a1-a329-6402302b8cc1","resolution":{"observed_at":"2026-08-09T10:49:54.887270Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:54.698913Z","title":"A Comprehensive and Unified Procedure for Symbolic Analysis of Analog Circuits,","venue":null,"work_id":"3596a315-9b13-4a75-8307-c6115b3d4dc6","year":null},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.639575Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:2c0ef55e46b4258ab4fc29cc29991ff81aa6880ba5b1427c403d0f9381bfe4ec","observation_id":"672482ef-7109-4548-b7c8-46d945f03bfb","resolution":{"observed_at":"2026-08-09T10:49:54.703686Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2308.16406","last_updated":"2024-02-09T13:38:15Z","snapshot_observed_at":"2026-08-18T20:58:47.106220Z","submitted_at":"2023-08-31T02:20:25Z","title":"CktGNN: Circuit Graph Neural Network for Electronic Design Automation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2308.16406","snapshot_observed_at":"2026-08-09T10:49:51.644806Z","title":"CktGNN: Circuit graph neural network for electronic design automation,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.644806Z"},"links":{"cited_paper":"/paper/2308.16406","citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:822483f23a00c022a8484cdb275e9a0e8f42466dcabd9bf0b02a4582284885c6","observation_id":"814687f5-639f-45fa-8ef7-acdb5c914915","resolution":{"observed_at":"2026-08-09T10:49:51.644806Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:54.513392Z","title":"Graph Attention -Based Symmetry Constraint Extraction for Analog Circuits,","venue":null,"work_id":"f9d87595-86cf-4d3d-983b-6248b56d0df0","year":2024},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.650471Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:d1ce29632b71efd77d8a530d2d4e41538db073c2adf92f292da9026b28f42a3b","observation_id":"06946634-fcb8-4591-a4f7-3ffcefe2a21e","resolution":{"observed_at":"2026-08-09T10:49:54.518519Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:56.091756Z","title":"GANA: Graph Convolutional Network Based Automated Netlist Annotation for Analog Circuits,","venue":null,"work_id":"c0f6ebc0-fb84-4b24-96a2-dfd60969c6d1","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.655928Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:a113ce6bac0d4a1707f96b93c5c734b98102ca84e7eebcbb4aa600fb756c33af","observation_id":"9e0ebf5d-c16c-4ef5-8416-9bf608e76778","resolution":{"observed_at":"2026-08-09T10:49:56.096736Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:54.332433Z","title":"Pretraining Graph Neural Networks for Few-Shot Analog Circuit Modeling and Design,","venue":null,"work_id":"a4a89888-2987-42d9-9f2d-b8bf6adc60c3","year":2023},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.662194Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:41f38f017a0ace65aee467d5c05436960a9fdb6e27b28e762682d5fd9373e6f0","observation_id":"a5f69797-604e-4012-a3c3-ba3a13274fcd","resolution":{"observed_at":"2026-08-09T10:49:54.337097Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:54.146846Z","title":"A Novel Analog Physical Synthesis Methodology Integrating Existent Design Expertise,","venue":null,"work_id":"e9425226-8f1c-4512-97d3-17e951419182","year":2015},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.667998Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:c9f125768eea3ac206e059c14ba75ee4827c6d52f2b156066278391cf1dbe91e","observation_id":"3e951639-eeff-4a8e-afc4-1a263d3224d4","resolution":{"observed_at":"2026-08-09T10:49:54.151545Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:56.077467Z","title":"Why are graph neural networks effective for eda problems?,","venue":null,"work_id":"6ea8f578-ee82-446c-b578-76cca7703aa5","year":2022},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.674099Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:9807eb94c31aa05bacccb3b3d39a37960a956b6ebda42bf7e2aa3138bb897a40","observation_id":"01032db5-1b39-4d75-bdcc-7576258ae866","resolution":{"observed_at":"2026-08-09T10:49:56.082070Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:53.969789Z","title":"ParaGraph: Layout Parasitics and Device Parameter Prediction using Graph Neural Networks,","venue":null,"work_id":"a458775a-4bf7-47f7-978f-e9e85a2e3ef5","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.679937Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:ba853574389a4db6c9aaa86c5b9971e81d5d8f685a7c27a935a5321baa63b209","observation_id":"28ccc254-383d-4ddf-8c4a-c27ef426e736","resolution":{"observed_at":"2026-08-09T10:49:53.974430Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:53.785969Z","title":"GNN-RE: Graph Neural Networks for Reverse Engineering of Gate -Level Netlis ts,","venue":null,"work_id":"732b68e0-5b65-49ee-b170-540254c30eae","year":2022},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.685690Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:4b936c02fccf84449d1c26bd7de27c58d7aa9cf53c12aa86580d4c73672f91a9","observation_id":"d4f5fe19-011d-4be8-a50e-131dac464357","resolution":{"observed_at":"2026-08-09T10:49:53.790777Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:56.062548Z","title":"Fully Automated Analog Sub -Circuit Clustering with Graph Convoluti onal Neural Networks,","venue":null,"work_id":"4b454841-ac74-4337-bf78-606faace685f","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.697514Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:841f9607fe791c2b06af3915349889011c5eea14c014507ae7d52556be1d2d54","observation_id":"794ebf51-d0d1-4553-ad76-8baebd1d9de4","resolution":{"observed_at":"2026-08-09T10:49:56.067506Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:56.047668Z","title":"Analog Layout S ynthesis with Knowledge Mining,","venue":null,"work_id":"b1676976-dbce-4373-b7d0-451e70429814","year":2015},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.702560Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:63253d044e65829b3e3f1b57e74f93188f0a6f4ce351acab932fa5d989197588","observation_id":"234e953c-df2c-4083-b3b5-e409e74b88ea","resolution":{"observed_at":"2026-08-09T10:49:56.052568Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:56.032509Z","title":"Generalized Constraint Gen eration for Analog Circuit -Design,","venue":null,"work_id":"62d1a35d-5e01-4d26-acec-474072525f86","year":1993},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.708299Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:cc93da570dfada037a85f253335933343cc4e429495e99d079a475646aeb03e9","observation_id":"b66be89a-4361-464b-b5ba-2177047e5c32","resolution":{"observed_at":"2026-08-09T10:49:56.037334Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:56.016739Z","title":"GCN -RL Circ uit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning,","venue":null,"work_id":"b7cd38b1-be81-4b6e-8849-37d86753bc56","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.714600Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:3127366790a30210022d16c60b94373dd19768f2bdd8e89248291562896f5f45","observation_id":"04ba62ff-06c7-4ceb-8f97-a4c225d3a23d","resolution":{"observed_at":"2026-08-09T10:49:56.021763Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:53.584487Z","title":"Universal Symmetry Constraint Extraction for Analog and Mixed -Signal Circuits with Graph Neural Networks,","venue":null,"work_id":"8860cbe0-482e-4a32-be70-eb2389ba3ca4","year":2021},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.720408Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:8a65da06b3e319df9a15b0b6202938adf163b674c0bd8aad206e40dd5c63408c","observation_id":"99beaa9f-78a9-4cc5-b5b8-5b3773539074","resolution":{"observed_at":"2026-08-09T10:49:53.590186Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:56.001772Z","title":"Symmetry constraint based on mismatch analysis for analog layout in SOI technology,","venue":null,"work_id":"eb943c8e-0839-4219-a696-079f94a9a1c1","year":2008},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.726716Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:cce5fbfe51a9d78c0f7a2a061333a9cc388c4aaee924f0b3ebebadad7c5ac5fb","observation_id":"a1ee1ee8-68d7-414b-87fe-ebd4ed54f89f","resolution":{"observed_at":"2026-08-09T10:49:56.006753Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.972443Z","title":"A customized graph neural network model for guiding analog IC placement,","venue":null,"work_id":"91a64a2c-1920-4c10-8daa-0024c3283465","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.738175Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:634733074432ea9f909a68a8dfd52ae4a67c5fecf3cf28a5a3ebd4f057f9a686","observation_id":"e8c65329-e4d9-4369-81e9-7c0455919c5a","resolution":{"observed_at":"2026-08-09T10:49:55.977095Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2004.13464","last_updated":"2022-02-07T10:49:50Z","snapshot_observed_at":"2026-08-16T03:08:23.740323Z","submitted_at":"2020-04-28T12:57:26Z","title":"A two-stage prediction model for heterogeneous effects of many treatment options: application to drugs for Multiple Sclerosis","version":3},"cited_work":{"arxiv_id":"2004.13464","doi":null,"metadata_source":"pith","pith_arxiv_id":"2004.13464","snapshot_observed_at":"2026-08-09T10:49:53.421650Z","title":"A two-stage prediction model for heterogeneous effects of many treatment options: application to drugs for Multiple Sclerosis","venue":"stat.ME","work_id":"e81ccb04-60ce-4311-af21-9603f8ad92c0","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.743751Z"},"links":{"cited_paper":"/paper/2004.13464","citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:2818887f5d20d63070363b784f2ceb6d5427ad4119859b92d485f18446549785","observation_id":"b595fc0e-a9fc-4837-aea8-57319f577b01","resolution":{"observed_at":"2026-08-09T10:49:53.427397Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:53.396742Z","title":"FEATS: Framework for Explorative Analog Topology Synthesis,","venue":null,"work_id":"aec98e77-ae77-4a56-8606-4474249ff850","year":2015},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.749873Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:205c6b8369a0bbc5675ac5a1d57b193dc8fb196a9185546586a95e8eb85e7658","observation_id":"185fbe60-b9ba-4774-ab6d-4a573a84c94a","resolution":{"observed_at":"2026-08-09T10:49:53.401833Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.957768Z","title":"Analog constraints extraction based on the signal flow analysis,","venue":null,"work_id":"0678f401-af7f-473a-8cf4-474f572efa83","year":2005},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.754959Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:58620f37bd4376b463197a6af4d0ab75446bf935597e6b4cde81904f8c4dfb48","observation_id":"ddf76ebc-a2c8-44d7-97b4-de21ec63a996","resolution":{"observed_at":"2026-08-09T10:49:55.962541Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2003.12775","last_updated":"2020-03-28T12:08:51Z","snapshot_observed_at":"2026-08-15T23:53:04.484141Z","submitted_at":"2020-03-28T12:08:51Z","title":"Curl-free positive definite form of time-harmonic Maxwells equations well-suitable for iterative numerical solving","version":1},"cited_work":{"arxiv_id":"2003.12775","doi":null,"metadata_source":"pith","pith_arxiv_id":"2003.12775","snapshot_observed_at":"2026-08-09T10:49:53.225051Z","title":"Curl-free positive definite form of time-harmonic Maxwells equations well-suitable for iterative numerical solving","venue":"physics.comp-ph","work_id":"b83b0945-0a8c-4b02-9c2e-320234cdc16f","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.760007Z"},"links":{"cited_paper":"/paper/2003.12775","citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:efbed7b9df1c0adf24774884bb4acb2af789f2ec48040e05395d74ee5abe9060","observation_id":"0f23abb3-71ce-4d6b-8a6d-c9c1cebdc6bc","resolution":{"observed_at":"2026-08-09T10:49:53.232302Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.943117Z","title":"Fast Isomorphism Testing for a Graph-based Analog Circuit Synthesis Framework,","venue":null,"work_id":"0fe9e0ab-bc20-4439-b91b-0fe76cafc8cb","year":2012},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.765243Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:29c425767fcc04416d983f9994d2b53a45fab8ea57a036aaaffaed575aac7a2b","observation_id":"f74df4cb-eb8b-4a46-a558-9d4a3e1c91cf","resolution":{"observed_at":"2026-08-09T10:49:55.948012Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:53.202819Z","title":"Global stacking for analog circuits,","venue":null,"work_id":"542bd98e-f480-422d-b01a-cc23b2f0da39","year":1996},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.769917Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:8448ba23f54a4223b9da0789975e644fda2572987aaea784190ddc3f25434866","observation_id":"705639eb-a8e7-4b49-baf3-a21ef90e80a8","resolution":{"observed_at":"2026-08-09T10:49:53.207849Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.928847Z","title":"A general approach for identifying hierarchical symmetry constraints for analog circuit layout,","venue":null,"work_id":"2f1b18f7-7461-43f6-a44a-4cf3ffe8eb2e","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.774214Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:119c93c5797a2cd272068f52fd6ce2a6709e2594c6759ebab0ea5d15bb4eb325","observation_id":"2a97df8c-ee43-4d0d-bf8b-c6733e203260","resolution":{"observed_at":"2026-08-09T10:49:55.933575Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.914246Z","title":"Parasitic-Aware Analog Circuit Sizing with Graph Neural Networks and Bayesian Optimization,","venue":null,"work_id":"c402066b-a709-4b01-bb53-7f2a33fbeef7","year":2021},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.778536Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:a51c6c00c32f01f92b9c5813c826a7ea02a37ff0afac653af7943697216c41fc","observation_id":"e62290cb-8da2-442c-88b9-ac3ec569cb23","resolution":{"observed_at":"2026-08-09T10:49:55.919011Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.898818Z","title":"Subgemini - Identifying Subcircuits Using a Fast Subgraph Isomorphism Algorithm,","venue":null,"work_id":"bfb648d0-c5b1-42dc-ba82-6e2df063309c","year":1993},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.782997Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:3a3e55a5b841c2d0ed999195df9680b603038e007137fcbf7f031a2079f32406","observation_id":"4e67f584-3b1d-4bbc-bf20-f38ad761df75","resolution":{"observed_at":"2026-08-09T10:49:55.903891Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.881920Z","title":"Graph Neural Networks for Circuit Diagram Pattern Generation,","venue":null,"work_id":"83929871-9535-421c-a171-215e4aa09e0b","year":2023},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.787541Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:b9830e02590bd9b0bbf38ff8412da97800ae235a9e0d90ca68de5e59f2357c3d","observation_id":"1480b0c7-9385-4651-9929-1e66c75872cb","resolution":{"observed_at":"2026-08-09T10:49:55.887498Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.864949Z","title":"Layout Symmetry Annotation for Analog Circuits with Graph Neural Networks,","venue":null,"work_id":"9dd300e3-3438-4044-998f-37cbf9eec608","year":2021},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.792223Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:9cbc66d7f2c036ec8376c61dd968725726bee2bdb7025ad66e002b9ac2460bd0","observation_id":"c828f464-3a65-4266-be13-a24668d6e2b7","resolution":{"observed_at":"2026-08-09T10:49:55.871155Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:52.970838Z","title":"S3DET: Detecting System Symmetry Constraints for Analog Circuits with Graph Similarity,","venue":null,"work_id":"5fa8c5b0-1c93-408c-8102-688635c0aba9","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.796556Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:bf103c4b6bd1d64d87fdf64b246def1a4d3d62272a50a718ee1c80718cb5460a","observation_id":"175f0054-a9b3-4e2e-9d08-4b1508c11dd7","resolution":{"observed_at":"2026-08-09T10:49:52.975919Z","resolver_source":"arxiv_id_nonexistent","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:52.790139Z","title":"A metho d for analog circuits visualization,","venue":null,"work_id":"7ae1810e-f6e7-4ea9-8548-6d9a48d43a09","year":1996},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.801125Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:1d43fde299226923299f5d243f851f832850c61624b00022b6cd2a086230f472","observation_id":"010e69f4-176d-48bb-81fe-ed6a385bd08f","resolution":{"observed_at":"2026-08-09T10:49:52.795232Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1109/43.363120","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"Optimum Cmos Stack Generation with Analog Constraints,","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","work_id":"a7a54a76-99ef-4e99-b5f6-c7a9e85a3b4a","year":1995},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.806708Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:c2f659aa8bd833b0a03284f4a46b97dd2a5e0480cddac4d1d05a6f6f9e9d77bf","observation_id":"b0e2a32d-0f07-4b97-9f47-63f84a3dff09","resolution":{"observed_at":"2026-08-09T10:49:51.902126Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:52.488989Z","title":"YOLOv8: A Novel Object Detection Algorithm with Enhanced Perfor mance and Robustness,","venue":null,"work_id":"347ae44b-a73f-4197-b03c-d365a310bbe0","year":2024},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.811410Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:d4bad42925982b7ffdfb6ed781a6c5d2194f497230e72aecba0a8d860620655b","observation_id":"f3d54276-1b2a-4832-80d8-798d89d488c0","resolution":{"observed_at":"2026-08-09T10:49:52.495947Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.850036Z","title":"VarifocalNet: An IoU -aware Dense Object Detector,","venue":null,"work_id":"12bcbbf6-1b40-455b-8160-ca06545cd405","year":2021},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.815899Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:37df615a18122f0ba06618ddda65047395bdbacb55623343488866ae235eb50b","observation_id":"48b07245-6062-4396-a10f-e1fdd77c0ca4","resolution":{"observed_at":"2026-08-09T10:49:55.854686Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2006.04388","last_updated":"2020-06-08T07:24:33Z","snapshot_observed_at":"2026-08-15T23:53:10.844625Z","submitted_at":"2020-06-08T07:24:33Z","title":"Generalized Focal Loss: Learning Qualified and Distributed Bounding Boxes for Dense Object Detection","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2006.04388","snapshot_observed_at":"2026-08-09T10:49:51.820001Z","title":"Generalized Focal Loss: Learning Qualified and Distributed Bounding Boxes for Dens e Object Detection,","venue":null,"work_id":null,"year":2006},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.820001Z"},"links":{"cited_paper":"/paper/2006.04388","citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:383662eb809cff78893559509be466e94ecf16f567fadbd7f18fccc26cf3f6c0","observation_id":"8ca1e375-071a-4604-ae41-def861af74d6","resolution":{"observed_at":"2026-08-09T10:49:51.820001Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:52.275257Z","title":"A Distance Measure between Attributed Relational Graphs for Pattern -Recognition,","venue":null,"work_id":"8532462a-196f-44c5-aa5c-21751d7a49f5","year":1983},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.825502Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:c79e8ac5a844f4e1a7d5958f0b43adf5361d80f8b9d606e67a69c23470442acd","observation_id":"e3be91a9-83c1-44f4-8f65-36e0df1b8e86","resolution":{"observed_at":"2026-08-09T10:49:52.280420Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1016/s0167-8655(97)00179-","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:51.877063Z","title":"A graph distance metric based on the maximal common subgraph,","venue":null,"work_id":"f0e2b420-dcaa-4443-95b0-57e56f3f4fd2","year":1998},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.830436Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:0138410ecff34c63429889cc9df13997203b3a382fde3ca7bc0e64a89548715b","observation_id":"de9e8ffe-ea38-4afb-a8f0-520493b04924","resolution":{"observed_at":"2026-08-09T10:49:51.884490Z","resolver_source":"doi_truncated","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:52.087257Z","title":"Accelerating Graph Similarity Search via Efficient GED Computation,","venue":null,"work_id":"fa0e674a-b55a-4133-8c50-fe183d23bbe4","year":2023},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.835148Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:3e41ea551ed3da2f565ca9146d5fd30870afeaae97e1e12548502260d2ccc704","observation_id":"2534408f-7031-4f71-a40b-75d64a56fe72","resolution":{"observed_at":"2026-08-09T10:49:52.092485Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.835172Z","title":"Learning with average precision: Training image retrieval with a listwise loss,","venue":null,"work_id":"7e10a530-1448-45ed-8252-b891fda7bf6d","year":2019},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.839561Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:7e6c389949419054614e59481611b476ab538d0ac49bbcd9b05c04d214c656ee","observation_id":"ddfa85c3-2523-4e48-a295-5b19c5b0cad0","resolution":{"observed_at":"2026-08-09T10:49:55.840557Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.818468Z","title":"PyRetri: A PyTorch-based library for unsupervised image retrieval by Deep Convolutional Neural Networks,","venue":null,"work_id":"08806b53-786b-4ce7-b36f-c28eff2419f0","year":2020},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.844347Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:35fa18b17cd547f670d5d1348c65adda7c133c093db3a8137a625260b5e649c2","observation_id":"d16445ea-a8ac-4189-b1a2-1feb487c96ab","resolution":{"observed_at":"2026-08-09T10:49:55.824762Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-09T10:49:55.987672Z","title":"Available: <Go to ISI>://WOS:000257065100142","venue":null,"work_id":"139f8b7e-8a88-4389-9f1b-ae096188e565","year":null},"citing_paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation","version":1},"reference_index":2008,"source":"pdf_text","source_observed_at":"2026-08-09T10:49:51.732836Z"},"links":{"citing_paper":"/paper/2503.11658"},"observation_digest":"sha256:2cddf15340e47b3cd57df7dd88b118153e6ca50ff7bd92e67bc987f4eb5f239d","observation_id":"764a9237-024e-4634-8959-be5c6654d573","resolution":{"observed_at":"2026-08-09T10:49:55.992017Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2503.11658","last_updated":"2025-02-05T05:05:53Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-18T20:59:40.342411Z","submitted_at":"2025-02-05T05:05:53Z","title":"Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation"},"reference_resolution":{"displayed":50,"state_counts":{"malformed_identifier":2,"metadata_mismatch":3,"parse_uncertain":0,"unresolved":2,"verified_exact":20,"verified_fuzzy":23},"total_outbound_references":50},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"thesis":"As of 19 August 2026, this Paper Citation Record lists 50 of 50 outbound references and 1 inbound Pith citation observation for arXiv:2503.11658."}