{"as_of":"2026-08-10T06:49:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:f0a1dc846623a6ec238a5e0be4edc51d8443fe7bce7846c2465228083bd4ce2d","coverage":[{"denominator":0,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":2,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":2,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-10T06:31:04.303077+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T13:20:54.929448Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-07T13:21:01.812135Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2504.15804","last_updated":"2025-04-22T11:38:14Z","snapshot_observed_at":"2026-08-10T02:38:06.126537Z","submitted_at":"2025-04-22T11:38:14Z","title":"Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning with Testbench Feedback","version":1},"cited_work":{"arxiv_id":"2504.15804","doi":null,"metadata_source":"pith","pith_arxiv_id":"2504.15804","snapshot_observed_at":"2026-08-07T13:21:01.812135Z","title":"Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning with Testbench Feedback","venue":"cs.AR","work_id":"d91c8d35-57a2-459c-9fb9-656a43c9ae9a","year":2025},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:54.929448Z"},"links":{"cited_paper":"/paper/2504.15804","citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:5d603bad966c1866f929bb7d7c5443a2ce329347943a230445a3686f7f850d10","observation_id":"3ec5f2a1-0732-431b-80ce-7f6d64f9296d","resolution":{"observed_at":"2026-08-07T13:21:01.949937Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2504.15804","last_updated":"2025-04-22T11:38:14Z","snapshot_observed_at":"2026-08-10T02:38:06.126537Z","submitted_at":"2025-04-22T11:38:14Z","title":"Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning with Testbench Feedback","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.15804","snapshot_observed_at":"2026-08-01T15:14:11.555202Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:11.555202Z"},"links":{"cited_paper":"/paper/2504.15804","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:c5c402ae57a11f9fccab3d1b90a020ffb469d20fa5284379c93f76621d120be7","observation_id":"ab754f08-a62c-47d1-9883-98313771a904","resolution":{"observed_at":"2026-08-01T15:14:11.555202Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2504.15804/citation-record","integrity":"/paper/2504.15804/integrity","json":"/paper/2504.15804/citation-record.json","paper":"/paper/2504.15804"},"outbound":[],"paper":{"arxiv_id":"2504.15804","last_updated":"2025-04-22T11:38:14Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-10T02:38:06.126537Z","submitted_at":"2025-04-22T11:38:14Z","title":"Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning with Testbench Feedback"},"reference_resolution":{"displayed":0,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":0},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 0 of 0 outbound references and 2 inbound Pith citation observations for arXiv:2504.15804."}