{"as_of":"2026-08-23T07:34:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:5f9b576555dcd45413cd4589c13d4675e44db30e3c3791254b3e287d42a3d300","coverage":[{"denominator":5,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":5,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-16T11:45:47.418084Z","state":"measured"},{"denominator":5,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":5,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-23T06:30:58.430688+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2505.03762/citation-record","integrity":"/paper/2505.03762/integrity","json":"/paper/2505.03762/citation-record.json","paper":"/paper/2505.03762"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T11:45:47.500151Z","title":"Cost of application-class processing: Energy and performance analysis of a 1.7-ghz 64-bit risc-v core,","venue":null,"work_id":"f93020c0-5298-4325-b8b1-5e48e9edcb1d","year":2019},"citing_paper":{"arxiv_id":"2505.03762","last_updated":"2025-05-08T09:05:51Z","snapshot_observed_at":"2026-08-16T11:40:47.400560Z","submitted_at":"2025-04-20T17:48:54Z","title":"CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-16T11:45:47.400953Z"},"links":{"citing_paper":"/paper/2505.03762"},"observation_digest":"sha256:e614eff5704a25f96736d1ab35456179b7d7133c6f949f5a5612a0f65fc2a516","observation_id":"71f95ae8-f3ab-4cf7-8db1-47b693bfff1c","resolution":{"observed_at":"2026-08-16T11:45:47.504422Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T11:45:47.487080Z","title":"Using a performance model for su- perscalar cva6 implementation,","venue":null,"work_id":"ff613fae-2d16-4337-a303-074b8c0be6d0","year":2024},"citing_paper":{"arxiv_id":"2505.03762","last_updated":"2025-05-08T09:05:51Z","snapshot_observed_at":"2026-08-16T11:40:47.400560Z","submitted_at":"2025-04-20T17:48:54Z","title":"CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-16T11:45:47.405930Z"},"links":{"citing_paper":"/paper/2505.03762"},"observation_digest":"sha256:1ae569ade29b563f63bddfff575787ec0500619b7ba235537e7b66a8a3776682","observation_id":"ad4415ae-dfcc-4d1a-a763-8aeb7978ea36","resolution":{"observed_at":"2026-08-16T11:45:47.492012Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T11:45:47.474732Z","title":"Hpdcache: Open-source high- performance l1 data cache for risc-v,","venue":null,"work_id":"4d49febe-1f9f-4f08-8f2b-0145b76023f1","year":2023},"citing_paper":{"arxiv_id":"2505.03762","last_updated":"2025-05-08T09:05:51Z","snapshot_observed_at":"2026-08-16T11:40:47.400560Z","submitted_at":"2025-04-20T17:48:54Z","title":"CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-16T11:45:47.410010Z"},"links":{"citing_paper":"/paper/2505.03762"},"observation_digest":"sha256:544e91e959f9bde5a1ef812498bda682e63647d67677914cf34467f1cac07ac2","observation_id":"c8d27653-c64c-431e-8944-b26e85ae221f","resolution":{"observed_at":"2026-08-16T11:45:47.478615Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T11:45:47.461558Z","title":"Cheshire: A lightweight, linux-capable risc-v host platform,","venue":null,"work_id":"164b3986-1ac4-4315-a29a-ed81ed80d2d9","year":2023},"citing_paper":{"arxiv_id":"2505.03762","last_updated":"2025-05-08T09:05:51Z","snapshot_observed_at":"2026-08-16T11:40:47.400560Z","submitted_at":"2025-04-20T17:48:54Z","title":"CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-16T11:45:47.413979Z"},"links":{"citing_paper":"/paper/2505.03762"},"observation_digest":"sha256:a90fe76f0955b3ce2648f3d9741f793b356a3be120a9b481cc69fa3d36d5651e","observation_id":"bf4cbdd7-aa48-4ca0-81f3-1319f1682707","resolution":{"observed_at":"2026-08-16T11:45:47.466115Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T11:45:47.445812Z","title":"Raiderstream: Adapting stream for modern hpc systems,","venue":null,"work_id":"5b86b64a-ffdf-42d8-9ed8-0ed14e727d0b","year":2022},"citing_paper":{"arxiv_id":"2505.03762","last_updated":"2025-05-08T09:05:51Z","snapshot_observed_at":"2026-08-16T11:40:47.400560Z","submitted_at":"2025-04-20T17:48:54Z","title":"CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-16T11:45:47.418084Z"},"links":{"citing_paper":"/paper/2505.03762"},"observation_digest":"sha256:841b0b2b93140e45ded6f2404ad51cb6b988f14056473fcc8ca0b69ef49caf6e","observation_id":"30121108-46fe-4629-8a68-4cf6ed3cb20d","resolution":{"observed_at":"2026-08-16T11:45:47.451603Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2505.03762","last_updated":"2025-05-08T09:05:51Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-16T11:40:47.400560Z","submitted_at":"2025-04-20T17:48:54Z","title":"CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture"},"reference_resolution":{"displayed":5,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":0,"verified_exact":0,"verified_fuzzy":5},"total_outbound_references":5},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"thesis":"As of 23 August 2026, this Paper Citation Record lists 5 of 5 outbound references and 0 inbound Pith citation observations for arXiv:2505.03762."}