{"as_of":"2026-08-21T10:08:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:f39d9715d646529e6c1cd6c81510ecbceccd39bb80f24d8dc0ffee32420ace71","coverage":[{"denominator":3,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":3,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-15T21:15:36.308584Z","state":"measured"},{"denominator":3,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":3,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-21T06:32:19.484+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2505.10217/citation-record","integrity":"/paper/2505.10217/integrity","json":"/paper/2505.10217/citation-record.json","paper":"/paper/2505.10217"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T21:15:36.297638Z","title":"European Processor Initiative: The In- dustrial Cornerstone of EuroHPC for Exascale Era","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2505.10217","last_updated":"2025-05-15T12:21:16Z","snapshot_observed_at":"2026-08-15T21:11:47.185479Z","submitted_at":"2025-05-15T12:21:16Z","title":"Enabling Syscall Intercept for RISC-V","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-15T21:15:36.297638Z"},"links":{"citing_paper":"/paper/2505.10217"},"observation_digest":"sha256:e086aede6b044eafce658f8ec7bcca13e9c253d61f0ce878d6bd431c22b889f0","observation_id":"ccd23d65-4327-4930-9bad-e17afc93f72c","resolution":{"observed_at":"2026-08-15T21:15:36.297638Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1007/s11390-020-9801-1","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-20T11:03:42.707129Z","title":"Ad Hoc File Systems for High- Performance Computing","venue":"Journal of Computer Science and Technology","work_id":"c9de5d84-c949-4db6-8332-e4bb2ddba190","year":2020},"citing_paper":{"arxiv_id":"2505.10217","last_updated":"2025-05-15T12:21:16Z","snapshot_observed_at":"2026-08-15T21:11:47.185479Z","submitted_at":"2025-05-15T12:21:16Z","title":"Enabling Syscall Intercept for RISC-V","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-15T21:15:36.303368Z"},"links":{"citing_paper":"/paper/2505.10217"},"observation_digest":"sha256:f0c883769b2dbe9c3571e45226daee89ba4f35626708b6360820fabffe1ab009","observation_id":"ab7492d9-4f4b-44ff-94a8-30ae408eeff4","resolution":{"observed_at":"2026-08-15T21:15:36.346122Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T21:15:36.308584Z","title":"Understanding and Predicting Cross-Application I/O Interference in HPC Storage Sys- tems","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.10217","last_updated":"2025-05-15T12:21:16Z","snapshot_observed_at":"2026-08-15T21:11:47.185479Z","submitted_at":"2025-05-15T12:21:16Z","title":"Enabling Syscall Intercept for RISC-V","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-15T21:15:36.308584Z"},"links":{"citing_paper":"/paper/2505.10217"},"observation_digest":"sha256:aad0bf7118d5d4f44a152d72a9d4514e850bb9578b8365b5587510309799a288","observation_id":"11e2c1b7-5ad4-44f9-8ec8-e4bb7ed08f38","resolution":{"observed_at":"2026-08-15T21:15:36.308584Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2505.10217","last_updated":"2025-05-15T12:21:16Z","latest_version":1,"primary_category":"cs.OS","snapshot_observed_at":"2026-08-15T21:11:47.185479Z","submitted_at":"2025-05-15T12:21:16Z","title":"Enabling Syscall Intercept for RISC-V"},"reference_resolution":{"displayed":3,"state_counts":{"malformed_identifier":1,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":1,"verified_exact":1,"verified_fuzzy":0},"total_outbound_references":3},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"thesis":"As of 21 August 2026, this Paper Citation Record lists 3 of 3 outbound references and 0 inbound Pith citation observations for arXiv:2505.10217."}