{"as_of":"2026-08-20T17:15:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:bbcf0395db694d41b43638a822b8e3c407bf669dd268c0953c7a1a14d8e82242","coverage":[{"denominator":114,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":100,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-16T04:09:51.022924Z","state":"measured"},{"denominator":102,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":102,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-20T06:33:59.587034+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-15T17:48:51.050585Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-03T07:57:45.322556Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2505.13461","snapshot_observed_at":"2026-08-15T17:48:51.050585Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.20420","last_updated":"2025-07-27T21:33:34Z","snapshot_observed_at":"2026-08-19T18:54:45.937139Z","submitted_at":"2025-07-27T21:33:34Z","title":"Demystifying the 7-D Convolution Loop Nest for Data and Instruction Streaming in Reconfigurable AI Accelerators","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-15T17:48:51.050585Z"},"links":{"cited_paper":"/paper/2505.13461","citing_paper":"/paper/2507.20420"},"observation_digest":"sha256:663ddcabee39db15aef56fa5c84408300573ff4c89397afd660ef24ad0101f25","observation_id":"a4770345-3891-4002-bba4-468b03ca8e97","resolution":{"observed_at":"2026-08-15T17:48:51.050585Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"cited_work":{"arxiv_id":"2505.13461","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2505.13461","snapshot_observed_at":"2026-07-03T07:57:45.322556Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review,","venue":null,"work_id":"bddc1669-7e13-411a-915e-d4b4f3dcd87f","year":2025},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-08-13T01:31:48.339618Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"cited_paper":"/paper/2505.13461","citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:3e11745a0aad3c000d991b2e581c1d49598bc54b876613ee28c1d6a9a28fe160","observation_id":"a523ba3a-c8d5-421c-a535-c6b047ca22cd","resolution":{"observed_at":"2026-07-03T07:57:45.324084Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2505.13461/citation-record","integrity":"/paper/2505.13461/integrity","json":"/paper/2505.13461/citation-record.json","paper":"/paper/2505.13461"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.591110Z","title":"A brief review of hypernetworks in deep learning,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.591110Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:085d1989e51dd4e088ece5476a9769cf5038b5f3b5e6ceb766981f812bcea795","observation_id":"148763c9-abe3-4cc0-827d-ec3d43d36259","resolution":{"observed_at":"2026-08-16T04:09:50.591110Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.596963Z","title":"Review of im- age classification algorithms based on convolutional neural networks,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.596963Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:ecccd89c020845e32b55a7932739f838727395cd2e7f2ca789ef2eae4d1c6b89","observation_id":"b319aa1f-09fe-427e-a29f-ea3cd20c7b6d","resolution":{"observed_at":"2026-08-16T04:09:50.596963Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.602058Z","title":"Cnn-based object recognition and tracking system to assist visually impaired people,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.602058Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:99bf47bf669ce1efc5dc01b9881c010317d3ff82e3505fc05989103f0715a217","observation_id":"b837226e-f2f9-4551-8d65-50c2868c8fc6","resolution":{"observed_at":"2026-08-16T04:09:50.602058Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.606503Z","title":"Object detection via a multi-region and semantic segmentation-aware cnn model,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.606503Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:0f6ae4b765fdb3a146280125d5bd90a13938fbca46103b2a791146cf5a5a28cf","observation_id":"30418943-2eb5-4ad0-93f8-8ce9b02d11b5","resolution":{"observed_at":"2026-08-16T04:09:50.606503Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.610975Z","title":"Repvit: Revisiting mobile cnn from vit perspective,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.610975Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:3d71a8304119dcf7b0b75ff3bcf8f13640787daa6e35de04e57a8688163f0b31","observation_id":"559bb5d7-a42e-40fd-9419-1d5c7f9584a8","resolution":{"observed_at":"2026-08-16T04:09:50.610975Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.615334Z","title":"Toward full- stack acceleration of deep convolutional neural networks on fpgas,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.615334Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:3bc822d5dbdfc1da983370e290b23d7a132feb7fdd7a6e7746a2b98b1b04bf8c","observation_id":"8bc5df36-72b0-4005-8c2a-76ec4b165d59","resolution":{"observed_at":"2026-08-16T04:09:50.615334Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.619985Z","title":"DCP-CNN: Efficient Acceleration of CNNs With Dynamic Computing Parallelism on FPGA,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.619985Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:e8abfab30f6980d777fe7b9a8453d07be11eadc0a069a0f09271bdb7475bf007","observation_id":"0aa163a7-88b4-4d2e-a2c7-6ed447c9c035","resolution":{"observed_at":"2026-08-16T04:09:50.619985Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.624094Z","title":"Morph: Flexible acceleration for 3d cnn-based video understanding,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.624094Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:7735828ddec9fb0b682f8096794db9f5619341e4941628d302bda556b03abf56","observation_id":"040d19b6-34b5-4772-a769-685d6249a45a","resolution":{"observed_at":"2026-08-16T04:09:50.624094Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.628177Z","title":"Accelerating CNN inference on ASICs: A survey,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.628177Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:4d6a7007ecd7a91a653ea70df65e061d84a4c2db257ea0652249b3e571474238","observation_id":"5f89df79-f446-480e-a950-9128db67eb3d","resolution":{"observed_at":"2026-08-16T04:09:50.628177Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2309.02521","last_updated":"2023-12-09T03:46:49Z","snapshot_observed_at":"2026-08-17T14:41:32.534423Z","submitted_at":"2023-09-05T18:22:11Z","title":"Comparative Analysis of CPU and GPU Profiling for Deep Learning Models","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2309.02521","snapshot_observed_at":"2026-08-16T04:09:50.632205Z","title":"Comparative analysis of cpu and gpu profiling for deep learning models,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.632205Z"},"links":{"cited_paper":"/paper/2309.02521","citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:fbdb3efd06809498e027c42c4e2e41953d00337ad4bcc156df8d41934f9d53e5","observation_id":"4b2be9df-38d0-47dd-bcf2-9d273c02e310","resolution":{"observed_at":"2026-08-16T04:09:50.632205Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.639466Z","title":"Recent ad- vances in convolutional neural network acceleration,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.639466Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:ce9327dade92dea02bae45d6812d55d37f692aa4aaf94ca11599c7e0d07d7ca0","observation_id":"7a431307-8f3b-4ef6-b902-dda424f54f7e","resolution":{"observed_at":"2026-08-16T04:09:50.639466Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.643647Z","title":"Asic design of shared vector accelerators for multicore processors,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.643647Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:731c4767a0bd6f414b05ff79638e5f95c920a501ca740b5db00652c54b897e60","observation_id":"c9a0c25d-80dd-4c02-95ac-7dc2d2c3b47a","resolution":{"observed_at":"2026-08-16T04:09:50.643647Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.647762Z","title":"FPGA Implementation of CNN Accelerator with Pruning for ADAS Applications,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.647762Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:071b6338e8d720881690b49c44f39ff60f00d354d8de92e7aadad5384f00fde4","observation_id":"c53fa92b-4923-4653-982e-243811ecbcad","resolution":{"observed_at":"2026-08-16T04:09:50.647762Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.651813Z","title":"Angel-eye: A complete design flow for mapping cnn onto embedded fpga,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.651813Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:16374cff0d190e0c5a471d094169a233564b39d1436d9a0d9e0936d0d71a39be","observation_id":"296e16ec-36c0-42dd-af50-537bb75be4e8","resolution":{"observed_at":"2026-08-16T04:09:50.651813Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.655899Z","title":"Towards an efficient accelerator for dnn-based remote sensing image segmentation on fpgas,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.655899Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:b399388a2427b963e146cfefb52f3c7cf53c43ddc274cf576eb826f8e50a4446","observation_id":"e092e52a-e29d-400c-b720-e8845f79da16","resolution":{"observed_at":"2026-08-16T04:09:50.655899Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.660644Z","title":"An efficient fpga accelerator optimized for high throughput sparse cnn inference,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.660644Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:ad93f47204372debdca3299f90e9f5a41539f966d2567da69b9f0e1663ef2110","observation_id":"41a6aebe-7f46-46f4-9d10-0366244f58d3","resolution":{"observed_at":"2026-08-16T04:09:50.660644Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.664976Z","title":"Accelerating Binarized Neural Networks: Com- parison of FPGA, CPU, GPU, and ASIC,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.664976Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:1e033eda2199cfc860d6269396d625e4d8c5bd657da74786db98d39b0649d83a","observation_id":"a7460474-8b62-4633-bb50-fdbe53a3a126","resolution":{"observed_at":"2026-08-16T04:09:50.664976Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.669033Z","title":"The relationship between recall and preci- sion,","venue":null,"work_id":null,"year":1994},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.669033Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:dd3c6eea391ee168d6d9d567a7182681c2add6168df89e0f5fef593c77602afd","observation_id":"5d97965c-93dd-4238-85ea-02672dc70423","resolution":{"observed_at":"2026-08-16T04:09:50.669033Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.673415Z","title":"Probabilistic extension of precision, recall, and f1 score for more thorough evaluation of classification models,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.673415Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:0e1885c8aa513022e9624902dc604d4888e5497e24588795806d69ac46d43adc","observation_id":"382a0382-e5c8-4586-9b6f-e6bb1445ad86","resolution":{"observed_at":"2026-08-16T04:09:50.673415Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.677558Z","title":"Traffic sign detection based on improved faster r-cnn for autonomous driving,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.677558Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:a4758d8141b00eb0595d682393b1bc62ca5ee0fa770d0e3eb5ea2e6462d5951c","observation_id":"3fa5cf12-8c5b-4423-bfa8-be3e2f94bedb","resolution":{"observed_at":"2026-08-16T04:09:50.677558Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.681658Z","title":"Emotional speech recognition using cnn and deep learning techniques,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.681658Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:43106539dec1e5e2bc7e0de0a1877c3debf6fbbd49c00a0a2a19c9c8cad4d145","observation_id":"00286e1d-fcfe-4e53-8e81-15c4817a1114","resolution":{"observed_at":"2026-08-16T04:09:50.681658Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.685642Z","title":"Optimized fpga-based deep learning accelerator for sparse cnn using high bandwidth memory,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.685642Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:871d61e481917a2b27fad8a9a413b8290afbf49e0c6b3114a07b9c8a22e5fd98","observation_id":"0ac75c0b-f334-45ca-ba2e-d9af958bb672","resolution":{"observed_at":"2026-08-16T04:09:50.685642Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.690642Z","title":"Pflow: An end-to-end heterogeneous acceleration framework for cnn inference on fpgas,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.690642Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:5dc85932c60c714d0857388bce9aa333e2ba2d712672069f2c11288204fba5d6","observation_id":"63acca1d-6ed6-4653-b3a5-a25a1cb032c8","resolution":{"observed_at":"2026-08-16T04:09:50.690642Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.694767Z","title":"An overview of efficient interconnection networks for deep neural network accelerators,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.694767Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:50f6f35d13aa0f253b80e7089349f2a475ab628bb6fab9ec550525be43a4b3e3","observation_id":"479e3926-6dcb-4500-8f45-263a132d57c2","resolution":{"observed_at":"2026-08-16T04:09:50.694767Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.699094Z","title":"An efficient cnn accelerator using inter-frame data reuse of videos on fpgas,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.699094Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:ef609d191dab2eb0c3c18b535e598fbc5dbe75363bb8205745d3e8800a592854","observation_id":"060ae552-6373-481c-979f-86375f881a3a","resolution":{"observed_at":"2026-08-16T04:09:50.699094Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.703953Z","title":"Fpga-based high-throughput cnn hardware accelerator with high computing resource utilization ratio,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.703953Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:4887c7f1c230c7606a81b5f764d090cc8f708c18214bc2ab3e50b6ee89d590fa","observation_id":"d89a6557-c660-40ec-96cf-f3ed96d368fc","resolution":{"observed_at":"2026-08-16T04:09:50.703953Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.709193Z","title":"Compute- efficient neural-network acceleration,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.709193Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:5b70fcddc4051c6d4c702c14b5c15c42990c67612f64d2860f48d2b2f4c0e811","observation_id":"d4166a45-c2f5-401f-8537-42a900591543","resolution":{"observed_at":"2026-08-16T04:09:50.709193Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.713218Z","title":"High-performance acceleration of 2-d and 3-d cnns on fpgas using static block floating point,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.713218Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:a0090299ea3331cc3d2bf67e50e744e10473a5668d4e9603e012a0f8daca158e","observation_id":"6e602d63-27e0-4e92-a44f-544296f03ef8","resolution":{"observed_at":"2026-08-16T04:09:50.713218Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.717945Z","title":"Aos: An automated overclocking system for high-performance cnn accelerator through timing delay measurement on fpga,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.717945Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:d7aee8663b7532f532d75f8d842d1d997613318dfae98e5b4ebde516a3dfbbd8","observation_id":"beb2b6c1-d5bb-440e-a9b2-88c66dd2521b","resolution":{"observed_at":"2026-08-16T04:09:50.717945Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.722043Z","title":"Understanding peak floating-point performance claims,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.722043Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:287a218923b0216b3e8c7831534effe21fa08c7a731697c8043203bbd049dd35","observation_id":"c3bc7c73-18b8-424a-8e4c-5b6fdafc6988","resolution":{"observed_at":"2026-08-16T04:09:50.722043Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1510.00149","last_updated":"2016-02-15T06:25:40Z","snapshot_observed_at":"2026-08-04T16:59:47.843960Z","submitted_at":"2015-10-01T09:03:44Z","title":"Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1510.00149","snapshot_observed_at":"2026-08-16T04:09:50.726325Z","title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.726325Z"},"links":{"cited_paper":"/paper/1510.00149","citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:4d0c8778cf518fb0156d1141fb4772fb502eb060c9a24ab8481004da7f60b716","observation_id":"443a8bb7-982f-45c3-938e-327416cf4a15","resolution":{"observed_at":"2026-08-16T04:09:50.726325Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.730741Z","title":"Learning efficient convolutional networks through network slimming,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.730741Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:4b3778fe569aa76e1569c28e2a40836ccf42e6562683af890c84d5aa7399b1ca","observation_id":"158e313d-bd5b-4727-a7a1-613dee7881e2","resolution":{"observed_at":"2026-08-16T04:09:50.730741Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.734746Z","title":"Hrank: Filter pruning using high-rank feature map,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.734746Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:815a0c9b5e018cdd38537986f1e4c06178dfd60247bbf32836d28d7eb6667772","observation_id":"c6aabc9b-2c28-4691-8bb4-4318b2a1eff4","resolution":{"observed_at":"2026-08-16T04:09:50.734746Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.739245Z","title":"Pruning by explaining: A novel criterion for deep neural network pruning,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.739245Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:2f55db43915537a7ca9380c7da39954ae357118e3504bd432235c8961bd6ee92","observation_id":"8d3819b6-21da-462c-b36d-62926fedcdb5","resolution":{"observed_at":"2026-08-16T04:09:50.739245Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.744146Z","title":"Autocompress: An automatic dnn structured pruning framework for ultra-high compression rates,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.744146Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:1ff44468218785605ac56eadec7154da96cbfd68435391a579074e73de83546f","observation_id":"d27e2781-301e-4de8-87bb-b74f1bf81660","resolution":{"observed_at":"2026-08-16T04:09:50.744146Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:50.749239Z","title":"Data pruning via moving-one-sample-out,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.749239Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:e3b2dbbe0d0169272d66a8caf055be93bbbcbca2b279b4e1ae7a43c3f5941fce","observation_id":"276325cb-b07e-484c-800b-58e010596750","resolution":{"observed_at":"2026-08-16T04:09:50.749239Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:52.188533Z","title":"A high- throughput and power-efficient fpga implementation of yolo cnn for object detection,","venue":null,"work_id":"197c2c28-1d08-4969-a95e-02ad263cf930","year":2019},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.753782Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:dff9bb621a82dcdcab9f8740bf32ca3a5816ca8f004af042a632f13573919173","observation_id":"3e47e1eb-7069-428b-ae33-a345e7a6165d","resolution":{"observed_at":"2026-08-16T04:09:52.193160Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:52.173965Z","title":"Zero-centered fixed-point quantization with iterative retraining for deep convolutional neural network-based object detectors,","venue":null,"work_id":"f9cf9a1e-3b2b-489b-8170-ab75a7ee2f31","year":2021},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.757853Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:a4db2e5de20137b0dd8fb14ea8078caa52b1d7fe4938257d85260cd455e32bf1","observation_id":"51ca974e-b614-477f-87bf-682f9aa96bdc","resolution":{"observed_at":"2026-08-16T04:09:52.178630Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:52.158971Z","title":"Trained quantization thresh- olds for accurate and efficient fixed-point inference of deep neural networks,","venue":null,"work_id":"f105fa7c-9baf-448a-a8c7-27a6efbbb29e","year":2020},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.761960Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:06b387ebbf0907cccfbb90a25eedee226e8db7d0e30c192ee5151170b353a05a","observation_id":"c43f8c1a-dd68-4111-b79d-8cc676e31507","resolution":{"observed_at":"2026-08-16T04:09:52.164159Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2202.05239","last_updated":"2022-02-10T18:48:56Z","snapshot_observed_at":"2026-08-19T19:23:53.211079Z","submitted_at":"2022-02-10T18:48:56Z","title":"F8Net: Fixed-Point 8-bit Only Multiplication for Network Quantization","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2202.05239","snapshot_observed_at":"2026-08-16T04:09:50.766769Z","title":"F8net: Fixed-point 8-bit only multiplication for network quantization,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.766769Z"},"links":{"cited_paper":"/paper/2202.05239","citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:44f21fec2e313873f445739d8e240f6b5e091a0156ce413b9c521881dce27951","observation_id":"5a3a0fc1-c960-402c-94bd-9634db04f95f","resolution":{"observed_at":"2026-08-16T04:09:50.766769Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:52.145275Z","title":"Fixed point quantization of deep convolutional networks,","venue":null,"work_id":"67b310e1-8864-4fa5-9f9d-df959d821683","year":2016},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.771265Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:ba4a2959a998514afe709d7ba82dd221811ef3431091b40108e3cd815af185b8","observation_id":"4022cf5b-0fbb-4978-81c8-2f54c9c9704a","resolution":{"observed_at":"2026-08-16T04:09:52.149728Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:52.132180Z","title":"Fully quantized network for object detection,","venue":null,"work_id":"8d5f58f2-a141-4704-8f19-742c48599415","year":2019},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.775318Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:9985e3be2f1f0b437ff6daab2b71e1512690c2d56d2fb983a9cc085c59cc438e","observation_id":"da85d582-1616-4a94-b1a4-d163fd134e71","resolution":{"observed_at":"2026-08-16T04:09:52.136678Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:52.118335Z","title":"Seernet: Predicting convolutional neural network feature- map sparsity through low-bit quantization,","venue":null,"work_id":"08530935-7c22-463c-9bed-b69999348764","year":2019},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.780230Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:beefc65d9ef40081a3713b01bea34eade517038343370571f606dd76fde9b9a0","observation_id":"257d4b40-de0a-4398-9b46-2f6f11614f74","resolution":{"observed_at":"2026-08-16T04:09:52.123039Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:52.104563Z","title":"Xnor-net: Imagenet classification using binary convolutional neural networks,","venue":null,"work_id":"7df24d74-1f45-410e-b5b9-8bc1f9fd7f40","year":2016},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.784331Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:101fa06c66f17d4e92571bfb685517eb9697d9c49eba5e2ad1ede459fed59d83","observation_id":"6e64b5e4-ce66-44c0-989d-55587a5dd99c","resolution":{"observed_at":"2026-08-16T04:09:52.109517Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:52.091310Z","title":"Going deeper with convolutions,","venue":null,"work_id":"fb2df773-0831-4c73-88ae-517fbbe6941a","year":2015},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.788148Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:8135029d5eb4e6a6f54445e69de88fca23eae39d11c26fee646bd5264f12e2f1","observation_id":"01bf55d4-9447-4690-a8f6-06848548bdb6","resolution":{"observed_at":"2026-08-16T04:09:52.095596Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1602.07360","last_updated":"2016-11-04T21:26:08Z","snapshot_observed_at":"2026-08-14T22:09:04.541956Z","submitted_at":"2016-02-24T00:09:45Z","title":"SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and <0.5MB model size","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1602.07360","snapshot_observed_at":"2026-08-16T04:09:50.792310Z","title":"SqueezeNet: AlexNet-level accuracy with 50x fewer pa- rameters and <0.5 MB model size,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.792310Z"},"links":{"cited_paper":"/paper/1602.07360","citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:113b3a427b080594219caa9e818c7c1bd29e830869d302cb242110b19cb9432a","observation_id":"7c8c3652-c8a4-4fd7-9dad-eaa65b95eace","resolution":{"observed_at":"2026-08-16T04:09:50.792310Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1704.04861","last_updated":"2017-04-17T03:57:34Z","snapshot_observed_at":"2026-08-20T09:32:02.065929Z","submitted_at":"2017-04-17T03:57:34Z","title":"MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applications","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1704.04861","snapshot_observed_at":"2026-08-16T04:09:50.796967Z","title":"Mobilenets: Efficient convolutional neural networks for mobile vision applications,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.796967Z"},"links":{"cited_paper":"/paper/1704.04861","citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:a9437a62cc96d94ca7a98d12d6b091e022872cf092b4fc28097e0ed6b461546e","observation_id":"a7a49829-6d60-4e8f-95da-cdfc07764c99","resolution":{"observed_at":"2026-08-16T04:09:50.796967Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:52.077255Z","title":"Mobilenetv2: Inverted residuals and linear bottle- necks,","venue":null,"work_id":"91b5c3d8-8944-4e2f-b39d-be9702cb530c","year":2018},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.801678Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:262312ecac8c8f3ca88b9d562a16727d54475d274462e020a17b71d92929a338","observation_id":"681048da-7eaf-48af-b0c7-a6464537ce77","resolution":{"observed_at":"2026-08-16T04:09:52.081781Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:52.064067Z","title":"Searching for mobilenetv3,","venue":null,"work_id":"fa364a29-a598-434c-a786-1ff528884c60","year":2019},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.806350Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:594e80831136ed53645e5e28a45a09debce77c95d64a537d6e444eab2e1568f7","observation_id":"83509ac4-4ff1-43a2-bec5-bfb2977799bd","resolution":{"observed_at":"2026-08-16T04:09:52.068055Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:52.051267Z","title":"Ghostnet: More features from cheap operations,","venue":null,"work_id":"ce8392a8-1bd3-4619-896a-976681a1d905","year":2020},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.811124Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:be01aeb7160aef1f2d60b3f491db8f4a632197c1da1b5a8b63ce93d1ac1f3bb8","observation_id":"0a2294e2-f3a7-4247-88d7-b08204a7e6ab","resolution":{"observed_at":"2026-08-16T04:09:52.055386Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:52.037633Z","title":"Run, don’t walk: chasing higher flops for faster neural networks,","venue":null,"work_id":"240a10d6-ce23-487f-a03f-67de537102eb","year":2023},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.815712Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:9cec3a446f3c747f55122b9ee8c5bb5c7d5826a2cf4ceccc4572bf7dc4b651e0","observation_id":"6552c1c2-7e6c-4665-9b10-c8fbd964121a","resolution":{"observed_at":"2026-08-16T04:09:52.042081Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1503.02531","last_updated":"2015-03-09T15:44:49Z","snapshot_observed_at":"2026-08-16T18:00:58.008096Z","submitted_at":"2015-03-09T15:44:49Z","title":"Distilling the Knowledge in a Neural Network","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1503.02531","snapshot_observed_at":"2026-08-16T04:09:50.820406Z","title":"Distilling the knowledge in a neural network,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.820406Z"},"links":{"cited_paper":"/paper/1503.02531","citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:822dd881740efe401a4f470c8fb832b1772a531f0976d83bb96010ab7fbdc599","observation_id":"f88f897a-75f5-4856-87d0-06a26f57552a","resolution":{"observed_at":"2026-08-16T04:09:50.820406Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:52.023467Z","title":"Densely guided knowledge distillation using multiple teacher assistants,","venue":null,"work_id":"ef25fcbc-ae9e-4a63-aba5-940c52b1585a","year":2021},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.825278Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:6717472f4454d8fd932ce1ea626334e1473855e5270caca15fdc271b76f7bef9","observation_id":"5c06ed06-2669-42fd-b187-488c07fbb9a8","resolution":{"observed_at":"2026-08-16T04:09:52.028220Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:52.010453Z","title":"Self-mutual distillation learning for continuous sign language recognition,","venue":null,"work_id":"4ea6deb8-9a52-4ec6-ae71-de9135cb4dc5","year":2021},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.829632Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:81e317a71d9f46d640cade4dd1e29d6da3ec237d82fe4ea5254ad7d3db5e2259","observation_id":"31de997f-d89b-4cfc-803d-18b07c375eb5","resolution":{"observed_at":"2026-08-16T04:09:52.014888Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.996425Z","title":"Logit standardization in knowledge distillation,","venue":null,"work_id":"87b3769b-c4c1-46b1-8385-3a59122f4163","year":2024},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.834118Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:a4ca6d8b8c97ef49e642502cd485578899b4025c45a38fad18be6bf60c237900","observation_id":"5a0eba34-9e5e-485e-bc1b-6ed3577af1e4","resolution":{"observed_at":"2026-08-16T04:09:52.000794Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.982552Z","title":"Fused-layer cnn accelerators,","venue":null,"work_id":"5c8744ca-97ad-4f15-9d91-b1a1baf75a87","year":2016},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.838359Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:59188087fd2d4072daf880963cc51726bdcde2688edd0ee2d66ee5b254b58c70","observation_id":"1e863c40-dbd8-49ac-add3-35d756f98e13","resolution":{"observed_at":"2026-08-16T04:09:51.987215Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.968673Z","title":"Accelerating convolutional neural network with fft on embedded hardware,","venue":null,"work_id":"f9db71eb-2e37-403b-b771-298ce07c052b","year":2018},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.842842Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:b3d8271928b9847ff36c7a91b1afd174f9af19246694cabe324b29dfdd524c6e","observation_id":"9d8b6372-6677-4b3c-abe1-487ecbf2b846","resolution":{"observed_at":"2026-08-16T04:09:51.972834Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.956142Z","title":"Convolutional neural networks with fused layers applied to face recognition,","venue":null,"work_id":"a61a11cf-c809-447d-8149-beff228e1940","year":2015},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.847915Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:4a9be6dc750f0ef48365b1bf55f2b1114ee9fe2963866d6d46a3047550c81d52","observation_id":"b1995d07-79ee-4fed-9a29-1aac71cb21ea","resolution":{"observed_at":"2026-08-16T04:09:51.960188Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.943117Z","title":"Accelerating fully spectral cnns with adaptive activation functions on fpga,","venue":null,"work_id":"94a40723-0f43-4519-af57-d1e25699aa49","year":2021},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.852045Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:21863f77fa6d7a7b19f21970783e3a147a83bf423538fdbcc028df2b88d30463","observation_id":"289b9f50-5c2f-4a69-9eb9-b44f61c6e7c3","resolution":{"observed_at":"2026-08-16T04:09:51.947775Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1312.5851","last_updated":"2014-03-06T23:27:18Z","snapshot_observed_at":"2026-08-19T09:54:39.555114Z","submitted_at":"2013-12-20T08:42:21Z","title":"Fast Training of Convolutional Networks through FFTs","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1312.5851","snapshot_observed_at":"2026-08-16T04:09:50.855906Z","title":"Fast training of convolutional networks through ffts,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.855906Z"},"links":{"cited_paper":"/paper/1312.5851","citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:46c6e13b7e60d009e7bf176629af73cd2d6accd1e25a4d80ff4410df0eb746cc","observation_id":"952fc666-c5be-43b6-be37-ffbb7b3a661a","resolution":{"observed_at":"2026-08-16T04:09:50.855906Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.929862Z","title":"Spectral representations for convolutional neural networks,","venue":null,"work_id":"2fc7849c-df0d-4ad7-b521-2b16db8a5a5f","year":2015},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.860149Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:61533db940011dcf667acf209ee547840d24cff351bfd577f1f83b408ac8ef88","observation_id":"e07cc61d-3ea0-4b59-ab4a-9688512ef89b","resolution":{"observed_at":"2026-08-16T04:09:51.934566Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.916122Z","title":"A framework for generating high throughput cnn implementations on fpgas,","venue":null,"work_id":"93e30b5e-2805-4549-94d0-9a5192f800be","year":2018},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":62,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.864137Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:d9fc48a5c6e8e2392da6af46e0a0eaea06816cc187100712f6c0b97274e058ff","observation_id":"b4f31438-4e0b-48fc-aae4-b3dd9af5577d","resolution":{"observed_at":"2026-08-16T04:09:51.920290Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.903179Z","title":"Design of fully spectral cnns for efficient fpga-based acceleration,","venue":null,"work_id":"feb657f9-c539-4127-9a2b-d283c70acbaa","year":2022},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":63,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.869029Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:3568f832545f5e3f8eed3ea78cc83e9f017ed1effd3b02099315b1e20c7f4fc1","observation_id":"204ae2b8-c306-43c2-83ce-03e0d29f67ab","resolution":{"observed_at":"2026-08-16T04:09:51.907354Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.889689Z","title":"Spectral-based convolutional neural network without multiple spatial- frequency domain switchings,","venue":null,"work_id":"544e867f-269e-4299-b47b-572fd34ad1e2","year":2019},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.872976Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:f26fadd3db14736a47415d0beb7d2e4afb577ec2bcacabc7bf90f8ae9679694a","observation_id":"87bf9f27-a7a1-433f-a6d7-a2960543fab3","resolution":{"observed_at":"2026-08-16T04:09:51.894726Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.876254Z","title":"Image classification in frequency domain with 2srelu: a second harmonics superposition activation function,","venue":null,"work_id":"f989fbad-76a3-4ab3-899f-c2b0b2e5e9bd","year":2021},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":65,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.876780Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:f7197606a6de9538c3bd1c33176c96b1a5f753e39a9c103685f4b1f6332ddc98","observation_id":"72153e9b-893f-43ad-89d1-914d0207e73e","resolution":{"observed_at":"2026-08-16T04:09:51.880562Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.863109Z","title":"Fast algorithms for convolutional neural networks,","venue":null,"work_id":"2c1fb636-5497-417f-8ef5-bbbee4147d40","year":2016},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":66,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.880796Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:04e2fa7ab5b1193fdcd05d1c23b72a207c5332849db4f351b2b1bfe3b130e640","observation_id":"6e1b93eb-a207-490a-b81a-57b2d3308909","resolution":{"observed_at":"2026-08-16T04:09:51.867362Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.849428Z","title":"Evaluating fast algorithms for convolutional neural networks on fpgas,","venue":null,"work_id":"bf613b2e-5ae0-43cd-b376-8299ef3257fa","year":2019},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":67,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.885230Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:175c96129f07905a8f3513fcb5be07e61b3cfabbee94d0fe360a4d64ef55b859","observation_id":"d72dc407-7d29-4017-9040-e9428b5fa5e1","resolution":{"observed_at":"2026-08-16T04:09:51.854336Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.835463Z","title":"Stride 2 1-D, 2-D, and 3-D Winograd for convolutional neural networks,","venue":null,"work_id":"2be56afc-0b50-4a61-838d-59ba1106522c","year":2020},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":68,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.889300Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:a38038df68564260c5ce01c2420cee7583ac90c0fad2308c052da29ff7de945b","observation_id":"0fa604b5-0815-4bd5-a0eb-f265da64c893","resolution":{"observed_at":"2026-08-16T04:09:51.839765Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.821690Z","title":"Loop-tiling based compiling optimization for cnn accelerators,","venue":null,"work_id":"dcb0c25d-cebc-437c-8bb0-ba06931d1def","year":2023},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":69,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.893290Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:97e65db9083c22f6df6317789d474a315cec91e24839ae4e2fece21eb44f72b6","observation_id":"a7ffa0b3-bc32-4569-9002-23afc724b19a","resolution":{"observed_at":"2026-08-16T04:09:51.826231Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.808539Z","title":"An efficient loop tiling framework for convolutional neural network inference accelerators,","venue":null,"work_id":"b918a496-ca10-4ec0-9e71-a552a15186e7","year":2022},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":70,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.897842Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:0c348f7a6c6ac30ed1a8b57c63c841ff75a9a22097cccc0ac054332a28766ca6","observation_id":"91c06089-567c-4a17-bed5-44fc14b20015","resolution":{"observed_at":"2026-08-16T04:09:51.812908Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.794516Z","title":"Optimizing cnn-based segmentation with deeply cus- tomized convolutional and deconvolutional architectures on fpga,","venue":null,"work_id":"2cb66bc5-fe10-458a-9707-6c8835006180","year":2018},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":71,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.902198Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:6d7f3fd26fc74ec62b7449a9329c5fc1bd965fd928d665c98cdee687aeb6d9e9","observation_id":"50437886-3bd0-4fe8-98c1-b80c94cbe49b","resolution":{"observed_at":"2026-08-16T04:09:51.799484Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.781463Z","title":"Optimizing cnn-based object detection algorithms on embedded fpga platforms,","venue":null,"work_id":"00a4193c-7688-4137-8e4f-7f792949966a","year":2017},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":72,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.906361Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:fe969ff906a9822b09e0ebc7f3331ace2ff126a2f3bcb62f06efdb8ded52c663","observation_id":"efe4fb7c-20c4-4dd9-a087-7792b5b3f9ee","resolution":{"observed_at":"2026-08-16T04:09:51.785614Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.768009Z","title":"Efficient fpga acceleration of convolutional neural networks using logical-3d compute array,","venue":null,"work_id":"e800ff73-2de8-42b1-8be9-82f643eb54e8","year":2016},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":73,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.910334Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:1f63f44ad1f50cf164b95aac026edbd954bb26f15858e34e55a54c307990648d","observation_id":"abf49b64-8c9e-45ed-b565-294258031f85","resolution":{"observed_at":"2026-08-16T04:09:51.772378Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.755520Z","title":"End-to-end scalable fpga accelerator for deep residual networks,","venue":null,"work_id":"75a28b4a-0a05-425f-8380-2c8643648cec","year":2017},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":74,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.914479Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:e9dc82816bbe984bce0f44a26857e042e8d22888b57ee2d5854bf3f31a066fc8","observation_id":"3f719701-b764-4170-81df-6484e24cbce9","resolution":{"observed_at":"2026-08-16T04:09:51.759669Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.742956Z","title":"Optimizing fpga-based accelerator design for deep convolutional neural networks,","venue":null,"work_id":"841d1710-0215-4b28-b012-3707df03f2f5","year":2015},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":75,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.918680Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:91505d6cd26625df85d3feb7df11f0f8fa2a53aaa6b5dfd9a9f93a9a7b239f4b","observation_id":"cdbe729e-b70a-438c-b9fe-13474deeec87","resolution":{"observed_at":"2026-08-16T04:09:51.747073Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.729071Z","title":"Optimizing loop operation and dataflow in fpga accel- eration of deep convolutional neural networks,","venue":null,"work_id":"174f63b8-2684-48b4-8815-5db294aa3f14","year":2017},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":76,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.923581Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:08a348ab8ddd25b1c38447bd6b87333e33adde4a5abcde30fab34b61b3030555","observation_id":"e4ef6a7f-e943-41f6-9b19-38051ab71e66","resolution":{"observed_at":"2026-08-16T04:09:51.733659Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.714392Z","title":"OPU: An FPGA-based overlay processor for convo- lutional neural networks,","venue":null,"work_id":"60310df9-ee16-4bd5-a50c-5f137296cc4a","year":2019},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":77,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.927850Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:f9112adc00e6f4a20bf6d3f5bc031e4507403813ef07d14b2d04ec437d56e720","observation_id":"01c8bccd-df81-4ed6-9c03-432d158b24ed","resolution":{"observed_at":"2026-08-16T04:09:51.719820Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.701463Z","title":"A design framework for generating energy-efficient accelerator on fpga toward low-level vision,","venue":null,"work_id":"d3f7d2fa-39fa-4f44-a9e1-4a7f4cb8989f","year":2024},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":78,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.932734Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:bf1835d1c970af190731225afb91b87a1fe21cd66c07a664152f87b4e27d8a8f","observation_id":"6dbfda74-f7c8-45ef-ac20-01706241bfc2","resolution":{"observed_at":"2026-08-16T04:09:51.705611Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.688455Z","title":"An efficient fpga-based dilated and transposed convolutional neural network accelerator,","venue":null,"work_id":"f78c07c9-bfe6-4781-be94-fdf0abe52851","year":2024},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":79,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.937598Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:60352b588677e6faa091582ea9e3a7a811831ee36d49e29307ea030332fefbc9","observation_id":"012e147d-d235-44fa-a19c-e1a06b32c881","resolution":{"observed_at":"2026-08-16T04:09:51.692918Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.674667Z","title":"A high performance fpga-based accelerator for large-scale convolutional neural networks,","venue":null,"work_id":"39529bd9-678a-4b51-83c0-7c1122cde366","year":2016},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":80,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.941505Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:0844065153edcc2ddb9834aea0f3c911b1553737a208d3c9e5b73a0964466ad7","observation_id":"230694ad-7fe4-4f5b-a269-efa119b4d35f","resolution":{"observed_at":"2026-08-16T04:09:51.679713Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.661160Z","title":"Throughput-optimized opencl-based fpga accelerator for large-scale convolutional neural networks,","venue":null,"work_id":"16b60024-5d67-46a7-9db2-000cb18b4fb6","year":2016},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":81,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.945493Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:93c90ca14f1c12fdd90ef4daa87a5dfdc8ccf8be36f45a15420fefe499a70180","observation_id":"cb966946-78c9-4f6e-9850-07944f797a50","resolution":{"observed_at":"2026-08-16T04:09:51.665560Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.647806Z","title":"A high-performance pixel-level fully pipelined hardware accelerator for neural networks,","venue":null,"work_id":"d90a8dfe-9999-4981-b7a3-025f4326c4c7","year":2024},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":82,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.949397Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:7333dc93a2cc92695114aaedc0126f238547a7fe3acbf0ebf1bc3df34536059a","observation_id":"7d4e4899-4d45-41e1-bda2-3272e2589efc","resolution":{"observed_at":"2026-08-16T04:09:51.652293Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.633976Z","title":"Runtime programmable and memory bandwidth optimized fpga-based coprocessor for deep convolutional neural network,","venue":null,"work_id":"d6235cae-27bd-4163-8561-be4a0e20ebd1","year":2018},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":83,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.953851Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:db08f4fd3e60423b7a3de57bd4432f2affda035e88ada285ba9e12070faeebbf","observation_id":"d2b24dab-35a0-4b14-9f2a-87cc5a7dbd42","resolution":{"observed_at":"2026-08-16T04:09:51.638724Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.619840Z","title":"Towards designing a hardware accelerator for 3d convolutional neural networks,","venue":null,"work_id":"9fd35e32-c330-4652-b0ef-289dae94c360","year":2023},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":84,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.958016Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:aac72ecaf52d3766a4ffd4ba372e5dec2a52743ec83c546bdb1d2fe65166bfda","observation_id":"3391615c-e5e4-4a1b-a1a5-f4dd8cd2f789","resolution":{"observed_at":"2026-08-16T04:09:51.624196Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.606699Z","title":"Design of a low-latency general-purpose cnn hardware accelerator based on pulsed arrays on fpgas,","venue":null,"work_id":"2c4efcf3-b862-4a34-8ee2-a9d0c97ab427","year":2024},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":85,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.962006Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:5ea01e8fc5296d4749e05f8d356abe5640a6a872c48c4f768a66c3738d821517","observation_id":"ea966b76-748f-4b2a-abfc-f728b84429d8","resolution":{"observed_at":"2026-08-16T04:09:51.611163Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.593025Z","title":"An fpga-based high-throughput keypoint detection acceler- ator using convolutional neural network for mobile robot applications,","venue":null,"work_id":"30ab8b43-4227-4132-bf5f-abd04b186f33","year":2022},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":86,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.966054Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:d63da62768ea1258ce5c173a2a3473db59d2397e4e82fa933ef6146d5fe98b3b","observation_id":"e4d7f990-bc87-41a4-810e-cd3786013943","resolution":{"observed_at":"2026-08-16T04:09:51.598233Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.579897Z","title":"System services for reconfigurable hardware accel- eration in mobile devices,","venue":null,"work_id":"61cdcb16-43ae-47f3-ad05-e49c331fffab","year":2018},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":87,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.970023Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:3d334b648067b5fde8c5d078eae458915519f81dd707979ea5ae3a587b7ff795","observation_id":"f63620a2-bc01-4e17-8b19-4d6eea7b0562","resolution":{"observed_at":"2026-08-16T04:09:51.584251Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.566179Z","title":"Hardware resource and computational density efficient cnn accelerator design based on fpga,","venue":null,"work_id":"827e6dfe-d713-45b2-9b86-eb9774fd22f4","year":2021},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":88,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.973925Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:729396fd5d0559b4d18fb6eb3e02e48140a6eacd153a2cbf0a574dd08c8c12d7","observation_id":"59eaea42-d504-4684-b424-3854818adc6f","resolution":{"observed_at":"2026-08-16T04:09:51.570713Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.552092Z","title":"An optimization of im2col, an important method of cnns, based on continuous address access,","venue":null,"work_id":"9692ed51-4c30-42d3-92ad-74448360fad0","year":2021},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":89,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.978099Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:9c66604205f1817a28f9f082e26735bd292595c248c3970e017d543292732095","observation_id":"c011cf72-69a8-4c15-bcc2-6abfd4c3112a","resolution":{"observed_at":"2026-08-16T04:09:51.557247Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.538235Z","title":"Double MAC on a DSP: Boosting the performance of convolutional neural networks on FP- GAs,","venue":null,"work_id":"e0fa96b9-a4dc-43c0-826b-59146e0e3c81","year":2018},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":90,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.982515Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:f7db7a382d0582274727d70e658da84ac525c460febffaee64f9eedd88b202c1","observation_id":"09e5797f-fae3-427e-91f7-187780c0ebcd","resolution":{"observed_at":"2026-08-16T04:09:51.542527Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.524188Z","title":"fpgaConvNet: A framework for mapping convolutional neural networks on FPGAs,","venue":null,"work_id":"7af257e3-84a5-4222-94c3-57177b7684ef","year":2016},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":91,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.987176Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:3952e610916f20a481a13d1c3f19daa92fc5d2576a46f0e2db6b2036d8027fe6","observation_id":"735ef629-5653-4044-a8ac-117d4ec5ca0b","resolution":{"observed_at":"2026-08-16T04:09:51.528371Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.511198Z","title":"Latency-driven design for fpga-based convolutional neural net- works,","venue":null,"work_id":"1adb3ee7-3f7c-4b63-96c0-768cde49a8d3","year":2017},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":92,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.991060Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:8332b6ca4ac1ae30e4bf14b0fa27d4e24f15248f3a3e56f113bafaba10765434","observation_id":"3616c88f-be2e-43bc-b387-02f08c966012","resolution":{"observed_at":"2026-08-16T04:09:51.515501Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.497197Z","title":"fpgaConvNet: Mapping regular and irregular convolutional neural networks on FPGAs,","venue":null,"work_id":"53e65f77-30de-48b4-aa91-366b24272411","year":2018},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":93,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.994730Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:0476fd42af3f1da4d3b6fe46c83f07e1e13837db8acee6253a898f22655058fe","observation_id":"f73ecbca-ec09-4c73-b618-93caef6a9e9f","resolution":{"observed_at":"2026-08-16T04:09:51.502044Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.483702Z","title":"Snowflake: An efficient hardware accelerator for convolutional neural networks,","venue":null,"work_id":"22481e50-375b-4ce1-b9d5-832a71c42316","year":2017},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":94,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:50.999203Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:d2c2f9aa86c720bbca8f298c208dbbc02f1c22e236219312c21140c22cbf369e","observation_id":"3b14923f-23f1-478f-8510-94f291336a3c","resolution":{"observed_at":"2026-08-16T04:09:51.487966Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.470012Z","title":"f-CNNx: A toolflow for mapping multiple convolutional neural networks on FPGAs,","venue":null,"work_id":"9ecba989-9743-4c6f-b44d-b9cbf0bdd0c6","year":2018},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":95,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:51.003159Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:06e2837f38a4e2be00a15c87faa6a319c88147aeb90e5207a0077dcfa8110e59","observation_id":"ec8d22df-c6a5-4262-ad82-7c4c409998d5","resolution":{"observed_at":"2026-08-16T04:09:51.474472Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.455199Z","title":"FMM-X3D: FPGA-based modeling and mapping of X3D for Human Action Recognition,","venue":null,"work_id":"910e8fad-c49f-422b-89a7-6a975877df75","year":2023},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":96,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:51.006963Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:48a9a71981d1f32745595fcbe55dcd4e6cdf9a73cc45081768b79a4c28d58ec3","observation_id":"a8282897-0585-41ce-a369-a97a57166d00","resolution":{"observed_at":"2026-08-16T04:09:51.459980Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.442050Z","title":"Harflow3d: A latency-oriented 3d-cnn accelerator toolflow for har on fpga devices,","venue":null,"work_id":"48917b70-8aa4-48a5-82b0-2c36bc23c3aa","year":2023},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":97,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:51.010823Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:c256550de67466ed7f2a61a9de8575ffdd71e53361e095541b6d68f93b368c82","observation_id":"0fe72ba5-d069-4590-8a74-a407c86363ca","resolution":{"observed_at":"2026-08-16T04:09:51.446621Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.426297Z","title":"fpgaHART: A toolflow for throughput-oriented acceleration of 3D CNNs for HAR onto FPGAs,","venue":null,"work_id":"3fabc92d-45e4-4ca9-9c4b-5e7231a03726","year":2023},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":98,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:51.014719Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:6f208ea92b30a8b91fd8ea23bc9449e18a8e386f37fb7aebda21d06138a49d62","observation_id":"e948927a-246f-4551-ac41-9671b1c40652","resolution":{"observed_at":"2026-08-16T04:09:51.431510Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.411238Z","title":"Samo: Opti- mised mapping of convolutional neural networks to streaming archi- tectures,","venue":null,"work_id":"24d3a9f8-1263-45a7-9475-7e8009d32e53","year":2022},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":99,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:51.019143Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:18ed22f852bceac1f3d12592e8bb2e54247e4652a8d2348d90e4f39c864c9323","observation_id":"f8e74e54-88f3-4806-81eb-bfd13ba35a14","resolution":{"observed_at":"2026-08-16T04:09:51.416283Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:09:51.397360Z","title":"Adaptive memetic computing for evolutionary multiobjective optimization,","venue":null,"work_id":"18026e38-966d-45f5-a1aa-928d0fe8ed42","year":2014},"citing_paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review","version":1},"reference_index":100,"source":"pdf_text","source_observed_at":"2026-08-16T04:09:51.022924Z"},"links":{"citing_paper":"/paper/2505.13461"},"observation_digest":"sha256:567c178fe818699a7210505c011ed7d6dcd31278f7c17dca8ae09f2cc19e7280","observation_id":"6e0ff5f6-105a-4ca1-8f19-d0a68f88e5d0","resolution":{"observed_at":"2026-08-16T04:09:51.401814Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-20T06:33:59.587034+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2505.13461","last_updated":"2025-05-04T04:03:37Z","latest_version":1,"primary_category":"cs.LG","snapshot_observed_at":"2026-08-19T01:13:00.800060Z","submitted_at":"2025-05-04T04:03:37Z","title":"FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review"},"reference_resolution":{"displayed":100,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":41,"verified_exact":0,"verified_fuzzy":59},"total_outbound_references":114},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-20T06:33:59.587034+00:00","source":"crossref"},{"observed_at":"2026-08-20T06:33:54.927442+00:00","source":"retraction_watch"}],"thesis":"As of 20 August 2026, this Paper Citation Record lists 100 of 114 outbound references and 2 inbound Pith citation observations for arXiv:2505.13461."}