{"as_of":"2026-08-10T05:01:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:46fd3dce53ffc948bdfab9963c85f7bb5a7f347bc5c060e09c0ed2545a2bafc0","coverage":[{"denominator":96,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":96,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T13:21:00.485955Z","state":"measured"},{"denominator":103,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":103,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":7,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":7,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T13:10:51.240592Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-03T07:57:45.331962Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"cited_work":{"arxiv_id":"2505.22086","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2505.22086","snapshot_observed_at":"2026-07-03T07:57:45.331962Z","title":"idse: Navigating design space exploration in high-level synthesis using llms","venue":null,"work_id":"71673b63-1ed3-46c5-afad-44fb1555b5cd","year":2025},"citing_paper":{"arxiv_id":"2603.25719","last_updated":"2026-05-01T02:10:58Z","snapshot_observed_at":"2026-08-04T14:37:57.170965Z","submitted_at":"2026-03-26T17:57:50Z","title":"Agent Factories for High Level Synthesis: How Far Can General-Purpose Coding Agents Go in Hardware Optimization?","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-05-15T00:25:47.186559Z"},"links":{"cited_paper":"/paper/2505.22086","citing_paper":"/paper/2603.25719"},"observation_digest":"sha256:78267c4b28e5b27a803066ae2c147e42673d0fbbf8a5fe3fa88e4dcbe74f9501","observation_id":"71ddfc0d-c3ee-43ea-97b0-2a05cde96190","resolution":{"observed_at":"2026-05-15T00:28:23.476083Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"cited_work":{"arxiv_id":"2505.22086","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2505.22086","snapshot_observed_at":"2026-07-03T07:57:45.331962Z","title":"idse: Navigating design space exploration in high-level synthesis using llms","venue":null,"work_id":"71673b63-1ed3-46c5-afad-44fb1555b5cd","year":2025},"citing_paper":{"arxiv_id":"2604.11044","last_updated":"2026-04-13T06:18:25Z","snapshot_observed_at":"2026-07-31T18:19:28.731184Z","submitted_at":"2026-04-13T06:18:25Z","title":"Automated SVA Generation with LLMs","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-05-10T16:14:26.057709Z"},"links":{"cited_paper":"/paper/2505.22086","citing_paper":"/paper/2604.11044"},"observation_digest":"sha256:d858e1eeb7b78f93ca634dda0c21cfeee48761d90328a16faebd0686ea273ab1","observation_id":"8d64ccd8-eee5-4060-a8f7-58b46fa4acd2","resolution":{"observed_at":"2026-05-11T09:06:00.688821Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"cited_work":{"arxiv_id":"2505.22086","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2505.22086","snapshot_observed_at":"2026-07-03T07:57:45.331962Z","title":"idse: Navigating design space exploration in high-level synthesis using llms","venue":null,"work_id":"71673b63-1ed3-46c5-afad-44fb1555b5cd","year":2025},"citing_paper":{"arxiv_id":"2604.15642","last_updated":"2026-04-17T02:39:20Z","snapshot_observed_at":"2026-08-08T06:36:45.863839Z","submitted_at":"2026-04-17T02:39:20Z","title":"HYPERHEURIST: A Simulated Annealing-Based Control Framework for LLM-Driven Code Generation in Optimized Hardware Design","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-05-10T08:04:48.949697Z"},"links":{"cited_paper":"/paper/2505.22086","citing_paper":"/paper/2604.15642"},"observation_digest":"sha256:63539a1f87b0bb7f4fa6a6303ccfcacb4925423b438cebba0be6c1caf64a0b4d","observation_id":"0d8d36ff-83dc-44c3-b3dc-1ddc9f881670","resolution":{"observed_at":"2026-05-10T09:18:31.636700Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"cited_work":{"arxiv_id":"2505.22086","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2505.22086","snapshot_observed_at":"2026-07-03T07:57:45.331962Z","title":"idse: Navigating design space exploration in high-level synthesis using llms","venue":null,"work_id":"71673b63-1ed3-46c5-afad-44fb1555b5cd","year":2025},"citing_paper":{"arxiv_id":"2604.24218","last_updated":"2026-04-27T09:22:02Z","snapshot_observed_at":"2026-07-06T23:10:20.676482Z","submitted_at":"2026-04-27T09:22:02Z","title":"RefEvo: Agentic Design with Co-Evolutionary Verification for Agile Reference Model Generation","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-05-08T03:16:00.089055Z"},"links":{"cited_paper":"/paper/2505.22086","citing_paper":"/paper/2604.24218"},"observation_digest":"sha256:dd66bd6092a60e69d7a31b1ce6c68c7413517846aba0e18f83ee06555d7d2a89","observation_id":"2bd64dcb-bf05-4930-9f71-b5214a1a1a9c","resolution":{"observed_at":"2026-05-11T22:11:14.576335Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"cited_work":{"arxiv_id":"2505.22086","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2505.22086","snapshot_observed_at":"2026-07-03T07:57:45.331962Z","title":"idse: Navigating design space exploration in high-level synthesis using llms","venue":null,"work_id":"71673b63-1ed3-46c5-afad-44fb1555b5cd","year":2025},"citing_paper":{"arxiv_id":"2605.05920","last_updated":"2026-05-07T09:29:59Z","snapshot_observed_at":"2026-07-06T23:18:26.864785Z","submitted_at":"2026-05-07T09:29:59Z","title":"LLM-Driven Design Space Exploration of FPGA-based Accelerators","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-05-08T04:34:04.450499Z"},"links":{"cited_paper":"/paper/2505.22086","citing_paper":"/paper/2605.05920"},"observation_digest":"sha256:f6d2ea25d7e21932af12d0e10932d04a2c95ccb0600190fa8618773901c80754","observation_id":"325cdcb4-55b9-49aa-a393-80342cf50408","resolution":{"observed_at":"2026-05-11T21:41:16.796233Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"cited_work":{"arxiv_id":"2505.22086","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2505.22086","snapshot_observed_at":"2026-07-03T07:57:45.331962Z","title":"idse: Navigating design space exploration in high-level synthesis using llms","venue":null,"work_id":"71673b63-1ed3-46c5-afad-44fb1555b5cd","year":2025},"citing_paper":{"arxiv_id":"2606.11117","last_updated":"2026-06-09T17:14:44Z","snapshot_observed_at":"2026-07-29T14:25:55.124797Z","submitted_at":"2026-06-09T17:14:44Z","title":"Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-06-27T11:19:17.690153Z"},"links":{"cited_paper":"/paper/2505.22086","citing_paper":"/paper/2606.11117"},"observation_digest":"sha256:ebe5f4798ab38dfe6a4e85ecc19d8a78dd58d577a48e55b30aee2b1cf2221661","observation_id":"761ec280-4236-4c48-9964-dd1721814e70","resolution":{"observed_at":"2026-07-03T07:57:45.333548Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2505.22086","snapshot_observed_at":"2026-08-07T13:10:51.240592Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.06183","last_updated":"2026-08-06T15:43:31Z","snapshot_observed_at":"2026-08-09T23:13:04.067873Z","submitted_at":"2026-08-06T15:43:31Z","title":"MicroEvo: Knowledge-Guided LLM Sampling for Efficient Microarchitecture Design Space Exploration","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-07T13:10:51.240592Z"},"links":{"cited_paper":"/paper/2505.22086","citing_paper":"/paper/2608.06183"},"observation_digest":"sha256:e5b6e6bf4fb869e3adf8a5dc04a6fdd73eaa9aa6250530b16e8b945524d3a53b","observation_id":"a7404c4a-af01-4e77-8db8-3f6d321319b3","resolution":{"observed_at":"2026-08-07T13:10:51.240592Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2505.22086/citation-record","integrity":"/paper/2505.22086/integrity","json":"/paper/2505.22086/citation-record.json","paper":"/paper/2505.22086"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:20:47.947967Z","title":"Jouppi, Doe Hyun Yoon, Matthew Ashcraft, Mark Gottscho, Thomas B","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:47.947967Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:a8d3ba0d8526534a1e835306571e3ab71f15900e890125695e7b8e7d65f08160","observation_id":"1b00bb0c-b9df-4e1d-b47b-4008d7e84e3a","resolution":{"observed_at":"2026-08-07T13:20:47.947967Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:20:48.002149Z","title":"Jouppi, Cliff Young, Nishant Patil, David Patterson, Gaurav Agrawal, Raminder Bajwa, Sarah Bates, Suresh Bhatia, Nan Boden, Borchers, et al","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:48.002149Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:05cbc78ac956acfb52f7844db80536d73c59257afd18c0584b1f10a073f56580","observation_id":"e531cfa7-c96d-40d4-9ee9-362620c3c380","resolution":{"observed_at":"2026-08-07T13:20:48.002149Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:20:48.118621Z","title":"Emer, and Vivienne Sze","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:48.118621Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:3a7a4407ca12a37cd19f6e7c13093f956e852f124348006d4a52cbea2a8f5cca","observation_id":"c92cce96-27b9-444b-86ab-08f7ef526092","resolution":{"observed_at":"2026-08-07T13:20:48.118621Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:20:48.240819Z","title":null,"venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:48.240819Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:58a6512464553237085b1ebceec3fb742ed1ad0755b461df9bd6cd1988205d58","observation_id":"6f8738d5-5e9d-4c90-9257-61db7044a128","resolution":{"observed_at":"2026-08-07T13:20:48.240819Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:20:48.356691Z","title":"Fusion-3D: Integrated acceleration for instant 3D reconstruction and real-time rendering","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:48.356691Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:420cf77ba9682c6decb547218cb0dcda989ef10a92577e22021dc337848a1707","observation_id":"46a564ef-4140-47cf-a0ff-b2cf479e7e13","resolution":{"observed_at":"2026-08-07T13:20:48.356691Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:20:48.479135Z","title":"CamPU: A multi-camera processing unit for deep learning- based 3D spatial computing systems","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:48.479135Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:877cefc6b696e55088c4ee5733a1b3c942f59b4b67ff02f26d9dc61fec7e7f87","observation_id":"8b3b73f1-0474-4c06-a1ce-723353827620","resolution":{"observed_at":"2026-08-07T13:20:48.479135Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:20:48.700158Z","title":"Neuman, Radhika Ghosal, Thomas Bourgeat, Brian Plancher, and Vijay Janapa Reddi","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:48.700158Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:2766602b1422bfae14c40cd49176459c7a52f3524dcdd2f1b0209a97aaf3de7d","observation_id":"77d82bb7-3ddb-4095-94ae-d76b7a7899ee","resolution":{"observed_at":"2026-08-07T13:20:48.700158Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:20:48.809350Z","title":"Neuman, Brian Plancher, Thomas Bourgeat, Thierry Tambe, Srinivas Devadas, and Vijay Janapa Reddi","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:48.809350Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:5fc5877667c001142c3d04892b7571d4a1676d96a4cfddadab0702862677c495","observation_id":"9489f8c2-3964-44d6-b248-b99a97e827ce","resolution":{"observed_at":"2026-08-07T13:20:48.809350Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:20:48.954569Z","title":"BLESS: Bandwidth and locality enhanced smem seeding acceleration for DNA sequencing","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:48.954569Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:4155bf852074739cc0f63b869fc3e96e4e13bbb47add73096fa0d7d1f694ca56","observation_id":"8531a82d-0931-4571-9c17-7e485e58f605","resolution":{"observed_at":"2026-08-07T13:20:48.954569Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:20:49.093773Z","title":"QUETZAL: Vector acceleration framework for modern genome sequence analysis algorithms","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:49.093773Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:fdcfc29ec6967e7c5fc5634cd76002e3af8a5e74baab5e8364609a6fd82b2048","observation_id":"a39ef9cd-e9ba-4067-b2da-c22e62cf83f7","resolution":{"observed_at":"2026-08-07T13:20:49.093773Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:20:49.216922Z","title":"GMX: Instruction set extensions for fast, scalable, and efficient genome sequence alignment","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:49.216922Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:8538cd448d988d3ea598f1392ed7802e84cb0d43789893112904239883c20aee","observation_id":"be58dcd0-db5f-458d-8ee6-614184d76680","resolution":{"observed_at":"2026-08-07T13:20:49.216922Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:20:49.321080Z","title":"Kalsi, Ziyi Zuo, Can Firtina, Meryem Banu Cavlak, Jeremie Kim, Nika Mansouri Ghiasi, Singh, et al","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:49.321080Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:036f0e910a0662e6a0b4e87e2ff8516db990980bc76ae338a1f8df0e55beb0de","observation_id":"e8b4be52-eb10-42cb-9e71-b133b5442167","resolution":{"observed_at":"2026-08-07T13:20:49.321080Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:20:49.432408Z","title":"Amant, Karthikeyan Sankaralingam, and Doug Burger","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:49.432408Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:abc11965fbbc413d0e85f83326cffa9c6621d7c12cd3c866f4df737b3fabfcb2","observation_id":"29bdd0e8-7647-498e-8c8c-fd93ddbccc82","resolution":{"observed_at":"2026-08-07T13:20:49.432408Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:20:49.602736Z","title":"Democratizing domain-specific computing","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:49.602736Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:89d745ba5a1e811e82e89e682005068a81da7a12afe75f9444922a0f858667b4","observation_id":"a999a40a-14f5-43e7-b59f-77466830e8cf","resolution":{"observed_at":"2026-08-07T13:20:49.602736Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:20:49.754312Z","title":"High-Level Synthesis for FPGAs: From prototyping to deployment","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:49.754312Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:5a588d47e27e1954ef05b0f5191e8bc3e046314aaec9789c838227bdd89ac61c","observation_id":"466c065c-e956-41d9-86ed-60619661c0b2","resolution":{"observed_at":"2026-08-07T13:20:49.754312Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:20:49.942359Z","title":"FPGA HLS today: Successes, challenges, and opportunities","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:49.942359Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:7b437854136d8b1eb5e69bd225d3bffbd2ce4ec699ee3a4a53fb401de0b4372f","observation_id":"e27a9c9d-fa23-4659-bae6-6d535e38bf45","resolution":{"observed_at":"2026-08-07T13:20:49.942359Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:13.341550Z","title":"Adaptive simulated annealer for high level synthesis design space exploration","venue":null,"work_id":"7e97f3d7-6ee4-48fe-949f-887793bd7ce9","year":2009},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:50.107882Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:582c0530375f932bcb70d39fbceda4e0ea7ca5b6bfe6ba4f3e2e88a88feb6f56","observation_id":"d4e9bf40-4248-4a29-b4b6-4b26ad12cc8d","resolution":{"observed_at":"2026-08-07T13:21:13.407880Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:13.149971Z","title":"Parallel high-level synthesis design space exploration for behav- ioral IPs of exact latencies","venue":null,"work_id":"dcd92e60-3a30-4301-a693-f6f30be5c86b","year":2017},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:50.202029Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:c3524ff447f0e2dc431d4156bf97c3765bf0e51d4ba7c193ded17d119de4daf2","observation_id":"f4a68057-bcdc-4838-8470-e816e0d83c56","resolution":{"observed_at":"2026-08-07T13:21:13.259142Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:12.985596Z","title":"Probabilistic multiknob high-level synthesis design space exploration acceleration","venue":null,"work_id":"627f65a6-f0ed-45e5-bcb3-ea289b257ef0","year":2016},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:50.252562Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:46c8fdd0575bbc6aca4997ccb09648aba89a91b04b86a187319c59d1cf560d8b","observation_id":"3f360231-2618-45a4-848a-2d48eda352be","resolution":{"observed_at":"2026-08-07T13:21:13.069682Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:12.778921Z","title":"Correlated multi-objective multi-fidelity optimization for HLS directives design","venue":null,"work_id":"41b2d839-d490-4fbf-a634-dc30ab1ad731","year":2022},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:50.306255Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:e231dfc1526e0cd8b4fb1ec6652b931d2019318e6a58c95245f0223810d04e3d","observation_id":"a34607f4-869f-467a-af6b-658fddbad3d4","resolution":{"observed_at":"2026-08-07T13:21:12.912183Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:12.615062Z","title":"Lattice-traversing design space explo- ration for high level synthesis","venue":null,"work_id":"d314f182-346b-42a7-8652-e6a7e170ead7","year":2018},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:50.386259Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:b91936f068f9bca398dadf12dcc77aaa72cea5c122b5f8c4e72ce92d78554159","observation_id":"8f2a4197-5ebe-4300-9112-f55ab7721cf8","resolution":{"observed_at":"2026-08-07T13:21:12.674858Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:12.417979Z","title":"S2FA: An accelerator automation framework for heterogeneous computing in datacenters","venue":null,"work_id":"5497af3b-e74c-4ff6-8146-ad684ee37ce0","year":2018},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:50.511053Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:3c4c71045b17a31549b47cd437e598c3ffde6938ef28e5a46190a9569c5d97f1","observation_id":"23ab54f9-b09b-436d-a553-197e6660d998","resolution":{"observed_at":"2026-08-07T13:21:12.508712Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:12.260106Z","title":"Towards a comprehensive benchmark for high-level synthesis targeted to FPGAs","venue":null,"work_id":"65b1954e-d428-49d6-9d43-5de71bbcd2b5","year":2023},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:50.581225Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:49ddb898fb728aa380aa08dfbb5b0eeaf8c3391b1b52644ad1a03c04755c2e0b","observation_id":"0d17e399-5cf7-4840-a363-1d14b3245913","resolution":{"observed_at":"2026-08-07T13:21:12.333557Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:12.053757Z","title":"Automated accelerator optimization aided by graph neural networks","venue":null,"work_id":"d5ea96cb-3916-496a-a6e6-253a45799c30","year":2022},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:50.709478Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:779ca89814b289c47acce9513b1e35c099353f243ea482fdc6ec311482864b00","observation_id":"ed8548c4-da5b-49c6-bfc5-976b6b71b317","resolution":{"observed_at":"2026-08-07T13:21:12.141005Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:11.870182Z","title":"Robust GNN-Based representation learning for HLS","venue":null,"work_id":"2d0bcac4-49a4-4e93-9475-da39b46f388b","year":2023},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:50.790301Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:82fc8508988e530d831a975be40011b567f2ad4ddf653bcabf107687ec440ea3","observation_id":"4ef37abe-88e3-42e6-bd8a-b4aa7faf1577","resolution":{"observed_at":"2026-08-07T13:21:11.962397Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:11.718946Z","title":"IronMan-Pro: Multiobjective design space exploration in HLS via reinforcement learning and graph neural network-based modeling","venue":null,"work_id":"65956aaa-4cb8-4f19-92a6-fc33a367f916","year":2023},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:50.889326Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:ddd6821b2cc3dd94e911d74f7d3f36924edd96f8c105c817cc591af856f676b9","observation_id":"08bdf5c2-3955-4a0e-bce9-434adbf44e8b","resolution":{"observed_at":"2026-08-07T13:21:11.794547Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:11.510374Z","title":"COMBA: A comprehensive model-based analysis framework for high level synthesis of real applications","venue":null,"work_id":"6b7ef91e-cef4-4ff9-88df-6221fb615eb5","year":2017},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:50.963468Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:509ce7ac2641390ca0b187f5de2dbf391990801e5d90d03a9501e8086ef6d5bf","observation_id":"db013fe0-57a9-4dbb-b87d-81f2a1fa4655","resolution":{"observed_at":"2026-08-07T13:21:11.589704Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:11.389536Z","title":"Lin-Analyzer: A high- level performance analysis tool for FPGA-based accelerators","venue":null,"work_id":"4448edaa-211c-47f1-86ea-9416938ddc0d","year":2016},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:51.032492Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:562e4f19e4ba89cabda404641dbe56b1d4d085d93fd42edaf7b02228e31b161f","observation_id":"12ff1c2b-e7bf-4b0b-b6c9-c7a7a917f857","resolution":{"observed_at":"2026-08-07T13:21:11.425547Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:11.214332Z","title":"Graph neural networks for high-level synthesis design space exploration","venue":null,"work_id":"eb7eff22-acd4-411b-be3b-04789394a4c4","year":2022},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:51.210499Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:55c027ef8f80e16cb8ea9c7536cebab2d26a5cc28904210c6d39a52e80caeb8e","observation_id":"0e353c90-79cc-4385-a7b4-4bc526c55408","resolution":{"observed_at":"2026-08-07T13:21:11.294033Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:11.069004Z","title":"Learning to compare hardware designs for high- level synthesis","venue":null,"work_id":"abd302fb-f0a8-4b95-8080-c288416f23ca","year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:51.366425Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:a3023aec5543fae06bba9c4ae18dda21886b20a00ac629aee1d65acf0f3cb523","observation_id":"f4aa97dc-ff18-4fa8-8e60-4233de8ae60a","resolution":{"observed_at":"2026-08-07T13:21:11.137792Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:10.868088Z","title":"HGBO-DSE: Hierarchical gnn and bayesian optimization based hls design space exploration","venue":null,"work_id":"eafcea93-5bf5-42a3-9629-0e20e3bfcdcd","year":2023},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:51.481107Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:b8b7d17a9dd4a30fc465b32d7a902483d86f15622446d027657e423b7fae2c87","observation_id":"cd627977-97fa-485e-a85c-5ce56c6df490","resolution":{"observed_at":"2026-08-07T13:21:10.948695Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:10.678903Z","title":"ChatCPU: An agile CPU design and verification platform with LLM","venue":null,"work_id":"5d23092c-c20d-49e6-ab35-e47632aff181","year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:51.600520Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:d48bb7d5dd12b0dd69e033cbd950a5cafceeff2a6142194ca7518c762e9ae2e3","observation_id":"ad43ab5a-c6b8-4c9b-9402-677750c4701b","resolution":{"observed_at":"2026-08-07T13:21:10.764679Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:10.476548Z","title":"MEIC: Re-thinking RTL debug automation using LLMs","venue":null,"work_id":"5c7ed2d4-d0ab-4d5e-8aa9-ac85673608e8","year":2025},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:51.721781Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:f8366b32078781768b35bee4f9a6e57231ee88f537e73545e5f3b6ff4a725bf4","observation_id":"0435330c-f043-477e-995e-9cda9d58906a","resolution":{"observed_at":"2026-08-07T13:21:10.580300Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:10.263969Z","title":"ChatEDA: A large language model powered autonomous agent for EDA","venue":null,"work_id":"138197b1-7142-43ba-975e-6f72a0448657","year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:51.839492Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:57034277eb2c3c3827eca87d468bd7129da3bce9e2273fb6c6cb287d413869c6","observation_id":"e894bc90-cfc9-4820-94fc-23b1216ea524","resolution":{"observed_at":"2026-08-07T13:21:10.346543Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:10.031724Z","title":"RTLFixer: Automatically fixing RTL syntax errors with large language model","venue":null,"work_id":"8a0f009a-c51a-43bf-acba-e302a897c816","year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:51.937735Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:1d533167af58e5b8af4897b33053e4be90b6eb24430f7fe4674fa441fa6e8179","observation_id":"69bc03c7-bf65-4ba4-a1c7-9b47791ff480","resolution":{"observed_at":"2026-08-07T13:21:10.157630Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:09.915598Z","title":"GPT4AIGChip: Towards next-generation AI accelerator design automation via large language models","venue":null,"work_id":"11871011-1855-4d91-a30e-771aadfc1c83","year":2023},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:52.010958Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:8380c4ab5abe512a4bae25ac2ad4117c9e70add843671783bc959446f2d84fe3","observation_id":"7529ffae-b5cc-4bd5-904d-8e16b6e42bc2","resolution":{"observed_at":"2026-08-07T13:21:09.940309Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2309.03409","last_updated":"2024-04-15T07:50:32Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2023-09-07T00:07:15Z","title":"Large Language Models as Optimizers","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2309.03409","snapshot_observed_at":"2026-08-07T13:20:52.089259Z","title":"Large language models as optimizers","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:52.089259Z"},"links":{"cited_paper":"/paper/2309.03409","citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:9b5dd841998d90471671757dd96eb3cab528e773a837fe15c13cedb5e9a319bd","observation_id":"d413918c-41de-4853-a9c6-4c20f46a51b1","resolution":{"observed_at":"2026-08-07T13:20:52.089259Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:09.759997Z","title":"Large language models as evolutionary optimizers","venue":null,"work_id":"85f6c3eb-500c-4611-a829-5a1a71a37832","year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:52.190020Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:db4623abc4a7b09194871e8b72966146f64fa98c9f578b128dd53b82fcaa04dd","observation_id":"dfd36066-0e11-4808-80b1-5dee5a24f4a6","resolution":{"observed_at":"2026-08-07T13:21:09.831938Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2404.06290","last_updated":"2024-07-06T08:28:42Z","snapshot_observed_at":"2026-08-09T23:49:13.400686Z","submitted_at":"2024-04-09T13:17:28Z","title":"Exploring the True Potential: Evaluating the Black-box Optimization Capability of Large Language Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2404.06290","snapshot_observed_at":"2026-08-07T13:20:52.314623Z","title":"Exploring the true potential: Evaluating the black-box optimization capability of large language models","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:52.314623Z"},"links":{"cited_paper":"/paper/2404.06290","citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:a0d3fac40d25915be7e938295966420cf104984e0d9df9adeb08123faf4f22d9","observation_id":"71b0cbff-f8d6-4a13-aaee-826a1c96dee0","resolution":{"observed_at":"2026-08-07T13:20:52.314623Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03921","last_updated":"2024-03-08T12:23:56Z","snapshot_observed_at":"2026-07-06T17:26:10.790336Z","submitted_at":"2024-02-06T11:44:06Z","title":"Large Language Models to Enhance Bayesian Optimization","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03921","snapshot_observed_at":"2026-08-07T13:20:52.389693Z","title":"Large language models to enhance bayesian optimization","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:52.389693Z"},"links":{"cited_paper":"/paper/2402.03921","citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:b7972f6258baa64b509ce0cb74c0b79ee71d0f489510ff35140c118f76227047","observation_id":"ee27183c-98e1-4908-819b-96752c7e44f1","resolution":{"observed_at":"2026-08-07T13:20:52.389693Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:09.640594Z","title":"Evolutionary com- putation in the era of large language model: Survey and roadmap","venue":null,"work_id":"27910b36-6099-4310-b202-413b2d88e22f","year":2025},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:52.496604Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:9fe9d79ac72ce7695c03650a2e679b769013db209375d4d3fbeb4cc494811605","observation_id":"01d48144-5e0a-44d9-95c1-195cede54ce8","resolution":{"observed_at":"2026-08-07T13:21:09.677256Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:09.554051Z","title":"Efficient task transfer for HLS DSE","venue":null,"work_id":"5d4c7ef1-3ae3-48eb-ba9b-c0c160247b19","year":2025},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:52.604160Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:c7ec6ae955b7b95b031e0e15597b07602d3d77e91800ac341703bb6b068ab772","observation_id":"7a9d2e82-6246-4171-8cf4-d6c92ac34fef","resolution":{"observed_at":"2026-08-07T13:21:09.596054Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:09.387808Z","title":"AutoDSE: Enabling software programmers to design efficient FPGA accelerators","venue":null,"work_id":"c4b3806f-89a8-4506-8910-537b3a4bb021","year":2022},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:52.733136Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:15c594a9ac2143ad57ecf188446013184a677062337b6d903913b2374da71da4","observation_id":"731e7f9a-458a-4816-a7bd-da4269c59ccb","resolution":{"observed_at":"2026-08-07T13:21:09.466231Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:09.244692Z","title":"Design space exploration of multiple loops on fpgas using high level synthesis","venue":null,"work_id":"6feaa03c-3c14-4610-85e0-94dc2993d658","year":2014},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:52.836382Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:a58316e594668f985659abeb481dcbfd8317728b8b9b821c7c48460199d2dc1b","observation_id":"c005ea1e-0699-4c81-911f-3ff8239c3534","resolution":{"observed_at":"2026-08-07T13:21:09.291128Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:09.110545Z","title":"Exploiting loop-array dependencies to accelerate the design space exploration with high level synthesis","venue":null,"work_id":"23bcc738-3170-4de8-8ee9-0a0b03a7fb36","year":2015},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:52.950800Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:89a12208aedc854762dae2942365a31f69c8197aec5ade770771614991be4e08","observation_id":"226865ed-1b55-48b2-befb-ceeac3a8b3c8","resolution":{"observed_at":"2026-08-07T13:21:09.194557Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:08.954211Z","title":"A unified framework for automated code transformation and pragma insertion","venue":null,"work_id":"c0997eaa-58d9-49b0-a2c7-19f9ab3c485c","year":2025},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:53.090759Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:70d738c0ec7345bd5ef828ea09c322c77f11a516829bd924f1cd4b8c03a9afa2","observation_id":"74b13955-b23e-4f79-aa63-210877c3c352","resolution":{"observed_at":"2026-08-07T13:21:09.008774Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:08.763599Z","title":"Automatic hardware pragma insertion in high-level synthesis: A non-linear programming approach","venue":null,"work_id":"fbc4f540-aa8e-4780-a500-e21c6523e225","year":2025},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:53.273199Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:b874a34dcbb99910650c5670a159533b38810cc7f46a9343b800b593be7243a6","observation_id":"fe8f6b75-4c14-4db0-98d9-a4c74e815a7c","resolution":{"observed_at":"2026-08-07T13:21:08.863424Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:08.566578Z","title":"High-level synthesis performance prediction using GNNs: benchmarking, modeling, and advancing","venue":null,"work_id":"80800256-4bfb-4620-9cb5-22af879a5a1d","year":2022},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:53.453418Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:c281682c5880aa3604dfc3f5d40b0334c5c8689e4faf4abbc14e357a90709a9c","observation_id":"6e7ec4b2-1de1-4fe4-aa62-0e48cd033533","resolution":{"observed_at":"2026-08-07T13:21:08.655550Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2401.12224","last_updated":"2023-12-28T15:09:14Z","snapshot_observed_at":"2026-08-07T20:08:09.035844Z","submitted_at":"2023-12-28T15:09:14Z","title":"LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2401.12224","snapshot_observed_at":"2026-08-07T13:20:53.613548Z","title":"LLM4EDA: Emerging progress in large language models for electronic design automation","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:53.613548Z"},"links":{"cited_paper":"/paper/2401.12224","citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:69bd50220fe1af05a2545b98666b4f4a30d7e96d558f0a4051e847e4d8694cc0","observation_id":"0e1f8dd5-7a85-4661-b1ad-8f3dfb3e23ea","resolution":{"observed_at":"2026-08-07T13:20:53.613548Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:08.355635Z","title":"Betterv: controlled verilog generation with discriminative guidance","venue":null,"work_id":"332aa0a8-f773-4629-a9b0-e15239f7ab98","year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:53.733702Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:5620954ee5cb9fbfe194124dd5ad0dcddb2d2943b7817bf6b7f8dc0bb9ce7be5","observation_id":"80f9c058-b68a-4b6a-9a94-cb368239ac6e","resolution":{"observed_at":"2026-08-07T13:21:08.416950Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2409.15186","last_updated":"2024-09-29T07:35:24Z","snapshot_observed_at":"2026-07-06T19:20:32.349889Z","submitted_at":"2024-09-23T16:38:53Z","title":"Location is Key: Leveraging Large Language Model for Functional Bug Localization in Verilog","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.15186","snapshot_observed_at":"2026-08-07T13:20:53.884829Z","title":"Location is key: Leveraging large language model for functional bug localization in verilog","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:53.884829Z"},"links":{"cited_paper":"/paper/2409.15186","citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:65fd57d88b0ad3a9e6fff68e4a88af85ea9088944dbb96355708d8f8d0b97096","observation_id":"1f49d08a-d38e-4467-93f8-316aca9d1af9","resolution":{"observed_at":"2026-08-07T13:20:53.884829Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2411.16238","last_updated":"2024-11-25T09:53:35Z","snapshot_observed_at":"2026-08-02T04:58:07.813974Z","submitted_at":"2024-11-25T09:53:35Z","title":"UVLLM: An Automated Universal RTL Verification Framework using LLMs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2411.16238","snapshot_observed_at":"2026-08-07T13:20:54.004393Z","title":"UVLLM: An automated universal RTL verification framework using LLMs.arXiv preprint arXiv:2411.16238, 2024","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:54.004393Z"},"links":{"cited_paper":"/paper/2411.16238","citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:07e77474277bfbc670ea01075aacc9469ec0d4f250721477c97d17c95c12212d","observation_id":"4814d0dd-40e7-4b4c-aaaf-bd95d274d4c9","resolution":{"observed_at":"2026-08-07T13:20:54.004393Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:08.169302Z","title":"VGV: Verilog generation using visual capabilities of multi-modal large language models","venue":null,"work_id":"d3a03331-6e55-4bb3-a1db-c42c55b8cb43","year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:54.167501Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:79128f0e3414902bd7a0c0da606b818c1ccdcba00ae5c0aeb064e54dfd0d38bd","observation_id":"117a65bd-cc1b-496a-b4c1-50fcdb678ea1","resolution":{"observed_at":"2026-08-07T13:21:08.267872Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:07.996553Z","title":"VeriGen: A large language model for verilog code gen- eration","venue":null,"work_id":"a95dc25a-3bea-46ca-8aab-3c1987a98283","year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:54.326813Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:4e5f5a23b43f7516a3ba7cdb5a59cf5e55b47cc52d73b03ae3b218eb6afe392f","observation_id":"e10e45f6-44c4-4cc0-9581-4e934c2ab260","resolution":{"observed_at":"2026-08-07T13:21:08.056152Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:07.852811Z","title":"ADO-LLM: Analog design bayesian optimiza- tion with in-context learning of large language models","venue":null,"work_id":"35e4d77e-bafd-4ffe-a7aa-e47f7f70d015","year":2025},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:54.436147Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:a10ecc72fa54be98ceee644097b16a8833e08bda484fdcadca9cf65fad1720dd","observation_id":"a3a32fe1-c24d-49e5-b512-54752dcc952b","resolution":{"observed_at":"2026-08-07T13:21:07.929277Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2411.12930","last_updated":"2025-06-05T02:02:32Z","snapshot_observed_at":"2026-07-06T19:52:55.369337Z","submitted_at":"2024-11-19T23:43:25Z","title":"LEDRO: LLM-Enhanced Design Space Reduction and Optimization for Analog Circuits","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2411.12930","snapshot_observed_at":"2026-08-07T13:20:54.609432Z","title":"LEDRO: LLM-Enhanced design space reduction and optimization for analog circuits","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:54.609432Z"},"links":{"cited_paper":"/paper/2411.12930","citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:d2fb53aec9ef8d9d0d2f802caf9a6bf80ac734845e5fab43f188d8c0ed867960","observation_id":"868f9fd2-ebd7-4216-a188-267a11d638ee","resolution":{"observed_at":"2026-08-07T13:20:54.609432Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2504.19099","last_updated":"2025-04-27T04:09:48Z","snapshot_observed_at":"2026-08-07T15:58:53.605983Z","submitted_at":"2025-04-27T04:09:48Z","title":"VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.19099","snapshot_observed_at":"2026-08-07T13:20:54.735772Z","title":"VeriDebug: A unified LLM for verilog debugging via contrastive embedding and guided correction","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:54.735772Z"},"links":{"cited_paper":"/paper/2504.19099","citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:40e48163b492f5aaf1ffebeb085cf8f8dd439ae0f97a975833d3bcdab11d71fa","observation_id":"af6188d9-7e3b-4024-8183-14dbc35767fe","resolution":{"observed_at":"2026-08-07T13:20:54.735772Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2504.15804","last_updated":"2025-04-22T11:38:14Z","snapshot_observed_at":"2026-08-10T02:38:06.126537Z","submitted_at":"2025-04-22T11:38:14Z","title":"Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning with Testbench Feedback","version":1},"cited_work":{"arxiv_id":"2504.15804","doi":null,"metadata_source":"pith","pith_arxiv_id":"2504.15804","snapshot_observed_at":"2026-08-07T13:21:01.812135Z","title":"Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning with Testbench Feedback","venue":"cs.AR","work_id":"d91c8d35-57a2-459c-9fb9-656a43c9ae9a","year":2025},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:54.929448Z"},"links":{"cited_paper":"/paper/2504.15804","citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:ca6ce76db7b29db4b6bd2d4b6bbe8c9e05ce9b2b8f67c4e20931be66aa749585","observation_id":"3ec5f2a1-0732-431b-80ce-7f6d64f9296d","resolution":{"observed_at":"2026-08-07T13:21:01.949937Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:07.671277Z","title":"Automated C/C++ program repair for high-level synthesis via large language models","venue":null,"work_id":"faa44c1e-417e-4e74-8385-49b46e58d22f","year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:55.090496Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:b3051352ef63f0a8ff8af1cacce92d30dcd5ac0c2af8bd7760377f4f0a4ccc21","observation_id":"e5835a3e-9846-4754-8c38-6499364cae7e","resolution":{"observed_at":"2026-08-07T13:21:07.739547Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:07.563022Z","title":"HLSPilot: LLM-based high-level synthesis","venue":null,"work_id":"6d6181d0-525b-4fab-9f88-8c2ff0421c22","year":2025},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:55.227702Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:f2eeec0a14f252a8cacea94646ef3f7bf40e5ff330905efc9977e4ee480f6bb2","observation_id":"04fed88b-5acc-452f-abfe-6bb3ac6c0ea3","resolution":{"observed_at":"2026-08-07T13:21:07.618613Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:07.390548Z","title":"Optimizing high-level synthesis designs with retrieval-augmented large language models","venue":null,"work_id":"71a81f39-4085-4a97-8340-17a1356ba48b","year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:55.395176Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:a5917aee2c65f52ab7420e53e55a8e47ddf66671410a41a1728426b9af675d31","observation_id":"af081f9c-dcbd-4126-b123-b43fb8dcaefe","resolution":{"observed_at":"2026-08-07T13:21:07.475326Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2504.21187","last_updated":"2025-04-29T21:42:59Z","snapshot_observed_at":"2026-08-07T15:58:02.686092Z","submitted_at":"2025-04-29T21:42:59Z","title":"LIFT: LLM-Based Pragma Insertion for HLS via GNN Supervised Fine-Tuning","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.21187","snapshot_observed_at":"2026-08-07T13:20:55.528840Z","title":"LIFT: Llm-based pragma insertion for HLS via GNN supervised fine-tuning","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":62,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:55.528840Z"},"links":{"cited_paper":"/paper/2504.21187","citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:18cbc8c78c60c02e9ece924c64346ab831c4920f12d73e2c08feef393aa63941","observation_id":"ebf9db77-c891-490c-9503-24e0545ee33a","resolution":{"observed_at":"2026-08-07T13:20:55.528840Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:20:55.692893Z","title":"LLM-DSE: Searching accelerator parameters with LLM agents","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":63,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:55.692893Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:3ff2caed3d87ddbd6414ec8eaa2404e96264bceacedb0a61c41a494f822055fe","observation_id":"fa46d5bb-e32f-4162-a90d-34ce91e17793","resolution":{"observed_at":"2026-08-07T13:20:55.692893Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2412.00214","last_updated":"2025-05-17T14:02:52Z","snapshot_observed_at":"2026-08-03T06:35:14.310108Z","submitted_at":"2024-11-29T19:22:52Z","title":"C2HLSC: Leveraging Large Language Models to Bridge the Software-to-Hardware Design Gap","version":2},"cited_work":{"arxiv_id":"2412.00214","doi":null,"metadata_source":"pith","pith_arxiv_id":"2412.00214","snapshot_observed_at":"2026-08-07T13:21:01.402105Z","title":"C2HLSC: Leveraging Large Language Models to Bridge the Software-to-Hardware Design Gap","venue":"cs.AR","work_id":"d0f33d59-e9ce-4c9a-b23a-ed012f2b3108","year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:55.826613Z"},"links":{"cited_paper":"/paper/2412.00214","citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:8bfc0de30d392c060083c66bf51cc632475a1ed71a916627f4d2a8b2c44d05b2","observation_id":"e7602a98-4ddf-49a0-a423-e485b1bc0141","resolution":{"observed_at":"2026-08-07T13:21:01.501987Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2503.12721","last_updated":"2025-04-14T00:39:57Z","snapshot_observed_at":"2026-08-07T16:59:20.944005Z","submitted_at":"2025-03-17T01:21:39Z","title":"Can Reasoning Models Reason about Hardware? An Agentic HLS Perspective","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2503.12721","snapshot_observed_at":"2026-08-07T13:20:55.947884Z","title":"Can reasoning models reason about hardware? an agentic HLS perspective","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":65,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:55.947884Z"},"links":{"cited_paper":"/paper/2503.12721","citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:d2229fcb3b8b0d8f74bb265318bd7d2a8689e15f312534609d12f7dbbaec3c15","observation_id":"01f73713-b557-4719-8eb9-c92a2386cf06","resolution":{"observed_at":"2026-08-07T13:20:55.947884Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:07.256099Z","title":"Pareto multi-task learning","venue":null,"work_id":"00998791-2dd2-492d-8055-298fe8b59bc0","year":2019},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":66,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:56.056136Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:de652df57f83893792adb3e64d158c676b65712b24ba245f9706614bd3cc891f","observation_id":"fe9b039c-7aee-48c6-bd4d-62cc5476fc4d","resolution":{"observed_at":"2026-08-07T13:21:07.319056Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:07.053512Z","title":"Profiling pareto front with multi-objective stein variational gradient descent","venue":null,"work_id":"ba138b70-30d1-4b09-90fa-32f3a366a89e","year":2021},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":67,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:56.211308Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:6e4b2f61cd31e10a83ce1f0334ef53ba74632c3a8ad15e1d805c040a40ed49a3","observation_id":"bcba8da1-4357-44ed-8f43-ad0ee3cc90ed","resolution":{"observed_at":"2026-08-07T13:21:07.156111Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:06.893710Z","title":"MOEA/D: A multiobjective evolutionary algorithm based on decomposition","venue":null,"work_id":"f571fa0b-11d2-441b-9d43-544ea9d85aee","year":2007},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":68,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:56.381282Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:9c22d69e5bd298d1b0d9e3f0f00a43e53510dce6dc4da53242086394e9e0299a","observation_id":"ea7cf99d-c604-4b86-bf21-0f405a527719","resolution":{"observed_at":"2026-08-07T13:21:06.950765Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:06.706646Z","title":"Learning the pareto front with hypernetworks","venue":null,"work_id":"f5971a28-3efa-492c-a03c-ec2bf2ea91c6","year":2021},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":69,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:56.553183Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:dc843872a4407b6628df5a409f920926d21fcd1a74bbb781def1bfcbf488f207","observation_id":"ef6351a8-5db1-46bf-8422-fe02bb521426","resolution":{"observed_at":"2026-08-07T13:21:06.787703Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:06.474144Z","title":"Pareto set learning for expensive multi-objective optimization","venue":null,"work_id":"018c50e5-d0f2-4740-a6e3-2939772f4480","year":2022},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":70,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:56.669884Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:8dbfb6692e9c4eef5155397add2ebc79409d90b7ca75739fb12fb3bd60b597c3","observation_id":"612a6806-b7c2-4b3c-acc5-5d10561b57f0","resolution":{"observed_at":"2026-08-07T13:21:06.607352Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:06.189494Z","title":"Hypervolume maximization: a geometric view of pareto set learning","venue":null,"work_id":"9d4483e5-8866-4b03-ad8c-33bdd7a41f97","year":2023},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":71,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:56.866854Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:f4801b8afe23f2d7c1113ba02354c7282d4398975a65b31fc5cbf6860e3797e5","observation_id":"e3c22013-f006-472c-a595-5ef0d4bf3d55","resolution":{"observed_at":"2026-08-07T13:21:06.303536Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:05.945760Z","title":"Panacea: Pareto alignment via preference adaptation for LLMs","venue":null,"work_id":"9370d991-483f-4b8c-9fcf-4ad6697c62bf","year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":72,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:56.990525Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:d71d2fbe27858813137923102556d3be3f5491ecab435d1c8c0b659601fc84e0","observation_id":"b668802c-cf42-495a-b78d-d6ceb6b7a301","resolution":{"observed_at":"2026-08-07T13:21:06.050900Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:05.755852Z","title":"Parrot: Pareto-optimal multi-reward reinforcement learning framework for text-to-image generation","venue":null,"work_id":"7a1f2ba1-f679-490c-b574-1a10ee2d468e","year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":73,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:57.138682Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:9a9f40b94cfd1b9d2b39290337a14bac08d429b2c7c0844aa4815d19768c8b8b","observation_id":"6eb13439-dd62-434b-b665-cc954a9d1277","resolution":{"observed_at":"2026-08-07T13:21:05.872218Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:05.505046Z","title":"Evolution of heuristics: towards efficient automatic algorithm design using large language model","venue":null,"work_id":"43e20f93-0b15-4912-9391-6ff0019d97b8","year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":74,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:57.264014Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:ccd671b5f66f686a0de522e8dd67ea2da510625b23fc226dc75e03715c647846","observation_id":"47b90f77-32f7-45ec-bb05-4380562e211b","resolution":{"observed_at":"2026-08-07T13:21:05.613000Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:20:57.435820Z","title":"Mathematical discoveries from program search with large language models","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":75,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:57.435820Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:df9817518ce77e272dbca3dcec45a0577ac95d3ff101655a2620d352fb05cc84","observation_id":"bc523f9b-13c4-4f49-847c-bcffcb9954f0","resolution":{"observed_at":"2026-08-07T13:20:57.435820Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2501.08603","last_updated":"2025-01-31T05:28:15Z","snapshot_observed_at":"2026-07-06T20:21:13.914417Z","submitted_at":"2025-01-15T06:00:50Z","title":"Monte Carlo Tree Search for Comprehensive Exploration in LLM-Based Automatic Heuristic Design","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.08603","snapshot_observed_at":"2026-08-07T13:20:57.564365Z","title":"Monte carlo tree search for compre- hensive exploration in llm-based automatic heuristic design","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":76,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:57.564365Z"},"links":{"cited_paper":"/paper/2501.08603","citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:1d6f89fb8ade9db7461a938ca4aa90ad4054d9d27938d627a60e918e33a19376","observation_id":"1b0e85c0-69ea-468d-908e-0cb4c2e20320","resolution":{"observed_at":"2026-08-07T13:20:57.564365Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:05.263265Z","title":"Multi-objective evolution of heuristic using large language model","venue":null,"work_id":"438ac4fe-4da7-49b1-a2e1-35f8d11d6e67","year":2025},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":77,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:57.715958Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:ad36e696b202815df79f3e5a91eff80d3c532d14a37f390fd4aadb2f99bdd6f1","observation_id":"b29d4414-931d-4999-a9d9-254677e0fbb5","resolution":{"observed_at":"2026-08-07T13:21:05.357916Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.01145","last_updated":"2024-10-14T13:50:46Z","snapshot_observed_at":"2026-08-07T23:50:05.329186Z","submitted_at":"2024-02-02T05:04:51Z","title":"ReEvo: Large Language Models as Hyper-Heuristics with Reflective Evolution","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.01145","snapshot_observed_at":"2026-08-07T13:20:57.836152Z","title":"Reevo: Large language models as hyper-heuristics with reflective evolution","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":78,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:57.836152Z"},"links":{"cited_paper":"/paper/2402.01145","citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:58887ffb1051affcf2a7179cae6fc3e55e9a52c20d2b0716788ca8fe77e1c3d9","observation_id":"8133cfa4-f097-44d0-ab6f-79d0c38088ed","resolution":{"observed_at":"2026-08-07T13:20:57.836152Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:05.093329Z","title":"EvoPrompting: Language models for code-level neural architecture search","venue":null,"work_id":"91451cc1-e788-4e94-8cbd-0d8b810a16df","year":2023},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":79,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:57.965395Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:5e58750e6da0b57b4021097dbea16085eed53c1d1d0c5acedc57d2fe1694f7f8","observation_id":"ecd02f77-7398-4a64-8761-9780b960167a","resolution":{"observed_at":"2026-08-07T13:21:05.176345Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:04.934068Z","title":"GPT-NAS: Neural architecture search meets generative pre-trained transformer model","venue":null,"work_id":"7ad54e94-3be9-4d50-960f-a8e37f83cb93","year":2025},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":80,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:58.108307Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:882964a371c7a964ed82cb72a875ea2a7ff6cbbe49f4af9850d48416079a81b4","observation_id":"f594e98b-0865-40b4-86fb-e326648d4098","resolution":{"observed_at":"2026-08-07T13:21:05.000004Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:04.795072Z","title":"LLMatic: neural architecture search via large language models and quality diversity optimization","venue":null,"work_id":"04950a92-224c-4ec7-8496-9b5432cd3e0e","year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":81,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:58.249904Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:1821923e265a8d76525ee5f90fe71e3c67e4e8208f708543321a28e1116d5517","observation_id":"264bc2f9-f560-4ecc-a21c-d5520c0fc97f","resolution":{"observed_at":"2026-08-07T13:21:04.849837Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2310.01436","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:01.099093Z","title":"Graph neural architecture search with gpt-4","venue":null,"work_id":"7e12daf7-1c8d-426b-8566-8f533fdcca62","year":2023},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":82,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:58.422471Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:a66e07614a253ddfc95557d5506a79b478f9ba27dc0058cc2e8e09d71ab6abef","observation_id":"a8fff4be-bea3-4af8-a2db-779facbce28d","resolution":{"observed_at":"2026-08-07T13:21:01.199673Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:04.616555Z","title":"LLM guided evolution-the automation of models advancing models","venue":null,"work_id":"dca142af-45a7-4400-a3d1-c1ef68746472","year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":83,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:58.523884Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:994b39a2ab0fe431008030dc0bd92640d2ae39ed536b815cfdd07c4a724eb8b8","observation_id":"8efb14b5-9d6c-4877-996f-b62112613061","resolution":{"observed_at":"2026-08-07T13:21:04.701284Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:04.503910Z","title":"Design principle transfer in neural architecture search via large language models","venue":null,"work_id":"a5653fe4-9b64-42a6-883c-082819b6ade1","year":2025},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":84,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:58.679582Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:09375c3dbbc73ec201f0d07115d475587a7ce6f0a1545bbacda5d91ad21dd966","observation_id":"58322553-8939-4db5-b39b-2f72c889f0c8","resolution":{"observed_at":"2026-08-07T13:21:04.551197Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2504.19649","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:00.770264Z","title":"Intelligent4DSE: Optimiz- ing high-level synthesis design space exploration with graph neural networks and large language models","venue":null,"work_id":"8be4bfbd-3f03-4bf3-afa0-a6fdcc7ef115","year":2025},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":85,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:58.927233Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:0e6c2acb6f56c0a20f315a7a725e32e113c3acbf386483f05d8bb1fa7b1b6ea4","observation_id":"64c3c74a-2dc8-4dc3-8aa3-ea37377215e6","resolution":{"observed_at":"2026-08-07T13:21:00.851616Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:04.323448Z","title":"High-level synthesis design space exploration: Past, present, and future","venue":null,"work_id":"0377fd91-6e38-429a-aa3f-55467b8b3514","year":2020},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":86,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:59.101101Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:e9f2db26545d18384559c4e5ea6b3e1852697bd9b0a1408eec1818b0aa8eb7d8","observation_id":"3c74167c-6c48-4b16-bc87-6b8763a49e4b","resolution":{"observed_at":"2026-08-07T13:21:04.447105Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:04.022212Z","title":"Carloni, and Laura Pozzi","venue":null,"work_id":"84424cd8-e249-4e39-82dc-20990be0ef3f","year":2020},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":87,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:59.308993Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:738362af8dd518dd445df6e61d97997541f8dd0f9e98a54a9227542e9e8f639a","observation_id":"a449cc24-9f63-4f3d-98c8-7398bdb81e73","resolution":{"observed_at":"2026-08-07T13:21:04.191648Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:03.743424Z","title":"CollectiveHLS: A collaborative approach to high-level synthesis design optimization","venue":null,"work_id":"822c74ca-6e4b-480c-9c45-9957bcb2bb93","year":2024},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":88,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:59.423149Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:0437a074a94a2b1085646c2f6c930b9d3e38e365a966e427c8e844a47f688225","observation_id":"702ce767-2b45-4777-b649-d0d9f901a3c8","resolution":{"observed_at":"2026-08-07T13:21:03.861310Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:20:59.548289Z","title":null,"venue":null,"work_id":null,"year":2002},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":89,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:59.548289Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:257fd706c33d36daf2cd760e9827600601d1bb9132742956dbf703e8eb3d42a1","observation_id":"5cc6378f-e147-46b1-a29d-815bc1a13fe7","resolution":{"observed_at":"2026-08-07T13:20:59.548289Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:03.415491Z","title":"PolyBench/C 4.2, 2016","venue":null,"work_id":"b6417a6f-c036-4d37-ac9e-33508fb5714b","year":2016},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":90,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:59.655178Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:7b927bee0a2e8c46bedba93a5dec5555bf85a7bf84499a3e674fb9294737a236","observation_id":"9c3bcde9-5801-4c5a-ac7d-6d616f57e990","resolution":{"observed_at":"2026-08-07T13:21:03.598775Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:03.212741Z","title":"CHStone: A benchmark program suite for practical C-based high-level synthesis","venue":null,"work_id":"4bf2395f-1a0f-40d4-aaff-063f302c3a93","year":2008},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":91,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:59.789768Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:125dc9fd836334f4e275b293e322493478ff9451af2776d85e88405b54c7feed","observation_id":"3c1b4a29-913c-44b8-b657-31e1141e8eb1","resolution":{"observed_at":"2026-08-07T13:21:03.291018Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:03.080827Z","title":"Mach- suite: Benchmarks for accelerator design and customized architectures","venue":null,"work_id":"18fd0c70-7308-4339-99ae-20f286bc90d5","year":2014},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":92,"source":"pdf_text","source_observed_at":"2026-08-07T13:20:59.906696Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:9d08ab1107af47328f12381a55b884404a6436c9bf38e2f1839edfc519d2ab72","observation_id":"bdcc097c-c187-4661-a93b-b61cc5377822","resolution":{"observed_at":"2026-08-07T13:21:03.139119Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:02.978896Z","title":"Vitis High-Level Synthesis User Guide (UG1399), 2022","venue":null,"work_id":"aecdd196-2aa3-46b2-97f6-ebf166232472","year":2022},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":93,"source":"pdf_text","source_observed_at":"2026-08-07T13:21:00.052992Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:da2382a39400d61dbe57ea609d98f535629f2ba4668c5b1aa9afc91aef47996a","observation_id":"1af6de2b-16e7-4d6b-b452-5c99881138ce","resolution":{"observed_at":"2026-08-07T13:21:03.017213Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:02.801033Z","title":"off\", \"on","venue":null,"work_id":"63445f1b-e9ff-452e-93a5-fcfb85dedb30","year":2006},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":94,"source":"pdf_text","source_observed_at":"2026-08-07T13:21:00.209151Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:418bdd9fc7b2ab3db418e19e15a996bc15c4565ca59da61d0f185484ce8bafb3","observation_id":"e8b06a92-f28b-4125-bcf0-e92f93df159b","resolution":{"observed_at":"2026-08-07T13:21:02.912144Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:02.470006Z","title":"– URL: https://github.com/hzkuang/HGBO-DSE • Lattice [21] – License: Available online","venue":null,"work_id":"9a070dd1-37fb-4b38-91bf-cf05cdb30748","year":null},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":95,"source":"pdf_text","source_observed_at":"2026-08-07T13:21:00.332619Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:96b58ea86fa75a8bb1bd6da323c15064d7023439494bba5edfe3f9ea6f2ba876","observation_id":"5360bfc0-b27c-4c55-b452-851c5615ed98","resolution":{"observed_at":"2026-08-07T13:21:02.651186Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T13:21:02.236934Z","title":"– URL: http://polybench.sf.net","venue":null,"work_id":"3fc9a24a-16d5-47bf-bfb1-a30bba255522","year":null},"citing_paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs","version":2},"reference_index":96,"source":"pdf_text","source_observed_at":"2026-08-07T13:21:00.485955Z"},"links":{"citing_paper":"/paper/2505.22086"},"observation_digest":"sha256:55d6da6c54418b46cce8f308d7e47012974c8d2c22e02287b9e8b4c8b0e1074a","observation_id":"37775b3f-7cad-4b91-8dc3-cf4e86efce29","resolution":{"observed_at":"2026-08-07T13:21:02.354582Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2505.22086","last_updated":"2025-05-31T11:52:20Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-07T13:13:05.387753Z","submitted_at":"2025-05-28T08:08:57Z","title":"iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs"},"reference_resolution":{"displayed":96,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":31,"verified_exact":4,"verified_fuzzy":61},"total_outbound_references":96},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 96 of 96 outbound references and 7 inbound Pith citation observations for arXiv:2505.22086."}