{"as_of":"2026-08-15T23:45:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:ed8642a68ccbbf85515f7a0071d912e8e33e36d1cac2947d4aa2168f1479f49e","coverage":[{"denominator":32,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":32,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-15T23:27:33.102772Z","state":"measured"},{"denominator":39,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":39,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-15T06:32:42.880941+00:00","state":"measured"},{"denominator":7,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":7,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T10:13:18.327854Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-01T14:05:46.808621Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"cited_work":{"arxiv_id":"2506.00005","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.00005","snapshot_observed_at":"2026-07-01T14:05:46.808621Z","title":"Veritas: Deterministic Verilog code synthesis from LLM- generated conjunctive normal form","venue":null,"work_id":"bd4f5bf6-9cc5-4956-b7a6-75b256a1d9c8","year":2025},"citing_paper":{"arxiv_id":"2512.03053","last_updated":"2026-04-16T21:39:03Z","snapshot_observed_at":"2026-08-13T06:45:24.232532Z","submitted_at":"2025-11-25T00:47:02Z","title":"Mitigating hallucinations and omissions in LLMs for invertible problems: An application to hardware logic design automation","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-05-17T05:24:05.830241Z"},"links":{"cited_paper":"/paper/2506.00005","citing_paper":"/paper/2512.03053"},"observation_digest":"sha256:1eab6bb1c50fed79322bc4b264d68cd9dedc86139cdda2c59583826b024db9fa","observation_id":"9d37ec36-0107-42ac-9450-0ff23e573641","resolution":{"observed_at":"2026-05-17T05:29:05.100307Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"cited_work":{"arxiv_id":"2506.00005","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.00005","snapshot_observed_at":"2026-07-01T14:05:46.808621Z","title":"Veritas: Deterministic Verilog code synthesis from LLM- generated conjunctive normal form","venue":null,"work_id":"bd4f5bf6-9cc5-4956-b7a6-75b256a1d9c8","year":2025},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-08-12T14:51:37.567872Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-05-12T03:57:51.577486Z"},"links":{"cited_paper":"/paper/2506.00005","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:70bf6ce7a471930eb137289ba000729a09c0bf6fd6699465673a429f9c4c78b2","observation_id":"4290d8a5-0ffe-4297-9087-a9fda2b644a5","resolution":{"observed_at":"2026-05-12T06:51:26.571769Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"cited_work":{"arxiv_id":"2506.00005","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.00005","snapshot_observed_at":"2026-07-01T14:05:46.808621Z","title":"Veritas: Deterministic Verilog code synthesis from LLM- generated conjunctive normal form","venue":null,"work_id":"bd4f5bf6-9cc5-4956-b7a6-75b256a1d9c8","year":2025},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-08-12T14:51:37.567872Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-05-14T21:12:08.821202Z"},"links":{"cited_paper":"/paper/2506.00005","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:91c63a8274126f681519e32fa8a008224d54f8bd20f77975b4a8ab632e1dd6b2","observation_id":"e70d234b-1c02-48ff-864c-a906e23ac87e","resolution":{"observed_at":"2026-05-14T21:12:58.736447Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"cited_work":{"arxiv_id":"2506.00005","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.00005","snapshot_observed_at":"2026-07-01T14:05:46.808621Z","title":"Veritas: Deterministic Verilog code synthesis from LLM- generated conjunctive normal form","venue":null,"work_id":"bd4f5bf6-9cc5-4956-b7a6-75b256a1d9c8","year":2025},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-08-12T14:51:37.567872Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":3},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-05-21T08:58:25.469021Z"},"links":{"cited_paper":"/paper/2506.00005","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:f00e60c3d509ce206cf95fa23a3d851b76d7e39a46ef1a4ac193e642054dcce9","observation_id":"cea17edd-1018-4076-ba1f-6dcf71f4f575","resolution":{"observed_at":"2026-05-21T08:59:55.385387Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"cited_work":{"arxiv_id":"2506.00005","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.00005","snapshot_observed_at":"2026-07-01T14:05:46.808621Z","title":"Veritas: Deterministic Verilog code synthesis from LLM- generated conjunctive normal form","venue":null,"work_id":"bd4f5bf6-9cc5-4956-b7a6-75b256a1d9c8","year":2025},"citing_paper":{"arxiv_id":"2605.10807","last_updated":"2026-06-04T15:08:08Z","snapshot_observed_at":"2026-08-12T14:51:37.567872Z","submitted_at":"2026-05-11T16:31:14Z","title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","version":4},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-06-30T22:18:09.663488Z"},"links":{"cited_paper":"/paper/2506.00005","citing_paper":"/paper/2605.10807"},"observation_digest":"sha256:4c8164b484b432047b904c6dec0c3c6fffa87f3821b346ada1a1d70e9ea72f80","observation_id":"6cf82463-d00b-4a3f-9edd-cd93b58ea513","resolution":{"observed_at":"2026-07-01T14:05:46.809977Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2506.00005","snapshot_observed_at":"2026-08-01T15:14:08.515995Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-13T10:46:36.659984Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:08.515995Z"},"links":{"cited_paper":"/paper/2506.00005","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:c0777f2d461073cb95aa1d827a1877692cb646b1396e3674f9c7eb1ca25781f7","observation_id":"9d0840b7-0517-4f72-bf98-67f684ac7785","resolution":{"observed_at":"2026-08-01T15:14:08.515995Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2506.00005","snapshot_observed_at":"2026-08-06T10:13:18.327854Z","title":"Veritas: Deterministic Verilog code synthesis from LLM- generated conjunctive normal form,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.05063","last_updated":"2026-08-05T17:09:13Z","snapshot_observed_at":"2026-08-15T21:35:45.235562Z","submitted_at":"2026-08-05T17:09:13Z","title":"Hardware Design and Security in the Era of Chiplets and LLMs","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-06T10:13:18.327854Z"},"links":{"cited_paper":"/paper/2506.00005","citing_paper":"/paper/2608.05063"},"observation_digest":"sha256:33f9db71b4b58a45a0bec520cdbfb694285a54b580c0c271d982dbbe418598d6","observation_id":"8e692ef7-9cb4-445f-863e-eae7c319f237","resolution":{"observed_at":"2026-08-06T10:13:18.327854Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2506.00005/citation-record","integrity":"/paper/2506.00005/integrity","json":"/paper/2506.00005/citation-record.json","paper":"/paper/2506.00005"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.840530Z","title":null,"venue":null,"work_id":"46b53072-805a-49bc-baac-6a79674b79ed","year":2023},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:32.950222Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:4531570a593018a4b623a511dc933e6b1af6f5dea1b6e64fbeadb1eedbfab428","observation_id":"b378ce97-4e67-4bcb-8423-8009f1b90f61","resolution":{"observed_at":"2026-08-15T23:27:33.845655Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.824110Z","title":null,"venue":null,"work_id":"fc58471d-b5d5-426a-838a-b03e2691f30c","year":2024},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:32.955863Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:49f2ab562b33ad51fe27257e355c05df37a5617e41d20df7b9b5717fdbe3dcee","observation_id":"0ac8f172-6caa-4608-b604-6a918776ae75","resolution":{"observed_at":"2026-08-15T23:27:33.828926Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.808550Z","title":null,"venue":null,"work_id":"d16734b7-a098-4ff6-abcf-c9f02a1dc5ed","year":2024},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:32.960792Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:1b1acc2fecae6035b032c8bf998cfd9bb49040f043fb344990a2c62179941589","observation_id":"d50db037-8d3b-4f50-9251-2774559b2595","resolution":{"observed_at":"2026-08-15T23:27:33.812536Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:32.966654Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:32.966654Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:fb85dd66da24224c9b3ba76f49a83552fcf792456e990716bb3218d793f81129","observation_id":"621e1d35-5b0f-4d45-8a25-afeb279da481","resolution":{"observed_at":"2026-08-15T23:27:32.966654Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.792710Z","title":null,"venue":null,"work_id":"b36830ed-0339-44f2-a214-49e5bacb8c11","year":2024},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:32.971650Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:9a1127cbf4a4985f9f503add19f8b0e73c0929df255a729065f2ae528039104d","observation_id":"2f4f58e7-1f87-4af0-be52-a44450f429fa","resolution":{"observed_at":"2026-08-15T23:27:33.798336Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.774524Z","title":null,"venue":null,"work_id":"039de49b-cfd5-4b11-b5f6-a536e529d6e4","year":1993},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:32.976612Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:0901122265438b1fbcf0f4b0c085794706aeed99bb541e5bb9cfc21549d6a67a","observation_id":"cb2e5925-d9f2-4dd2-b7df-010b1d540972","resolution":{"observed_at":"2026-08-15T23:27:33.780049Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.755936Z","title":null,"venue":null,"work_id":"5b7156de-4324-4a91-a1b6-bf1ae35d66cd","year":1990},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:32.982110Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:96c39940c4a9da6d0a9163961e6fdb43371d14732e42de7d4c32aa43ad724ca1","observation_id":"769869ba-07cf-431d-bac7-7f672144a8bb","resolution":{"observed_at":"2026-08-15T23:27:33.761448Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:32.986792Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:32.986792Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:dd3e63fb0f7bf3545ff9d94bc9afcc802e45f4e588bfa383d0910ab12ef09604","observation_id":"2781b4d7-5c6e-46ce-b5ac-dcd091433299","resolution":{"observed_at":"2026-08-15T23:27:32.986792Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.739486Z","title":null,"venue":null,"work_id":"3b156840-a0b4-499f-9dee-3cf753488f73","year":2024},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:32.991051Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:401927823730001670f34fa15bd87adde5b73757ed5f6a183bba6f7228baf31a","observation_id":"ed3bb96c-daa0-497e-b60e-9b01fbc0363e","resolution":{"observed_at":"2026-08-15T23:27:33.744029Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.721741Z","title":null,"venue":null,"work_id":"44b27809-c740-4df5-929b-3747b687c7fd","year":null},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:32.995618Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:380948b213535f0549b9aeed220bcb53d8a4453c3271460bcbfc8f8e73def8a4","observation_id":"f38d3d72-c9ea-4316-b573-95849cf281a0","resolution":{"observed_at":"2026-08-15T23:27:33.727430Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2106.09685","last_updated":"2021-10-16T18:40:34Z","snapshot_observed_at":"2026-08-11T08:20:29.798517Z","submitted_at":"2021-06-17T17:37:18Z","title":"LoRA: Low-Rank Adaptation of Large Language Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2106.09685","snapshot_observed_at":"2026-08-15T23:27:33.005720Z","title":"Hu, Yelong Shen, Phillip Wallis, Zeyuan Allen-Zhu, Yuanzhi Li, Shean Wang, Lu Wang, and Weizhu Chen","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:33.005720Z"},"links":{"cited_paper":"/paper/2106.09685","citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:22bb93ae1db52a31ca38b52943726f4bf5fbd68ef5c809ab9b271d52c7e84f93","observation_id":"d85e5480-a705-43fd-8178-c6238400d020","resolution":{"observed_at":"2026-08-15T23:27:33.005720Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.705024Z","title":null,"venue":null,"work_id":"56116ad1-154f-4b56-a8b9-dfa8c12ebdec","year":2004},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:33.010496Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:d9a9a888dae72e29a57297054c1da516c04cc6a7e065ed16282cce8fe4d1a768","observation_id":"3bfdf378-1dee-4281-8eec-e9c194b208c2","resolution":{"observed_at":"2026-08-15T23:27:33.710228Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2309.07544","last_updated":"2023-12-10T00:23:04Z","snapshot_observed_at":"2026-08-14T11:32:23.075653Z","submitted_at":"2023-09-14T09:15:34Z","title":"VerilogEval: Evaluating Large Language Models for Verilog Code Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2309.07544","snapshot_observed_at":"2026-08-15T23:27:33.015190Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:33.015190Z"},"links":{"cited_paper":"/paper/2309.07544","citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:240d984f9da1ce735c2d80a914c2dff5b5cce33d372649baba54c6b8db820211","observation_id":"272da075-011c-4dd9-af95-0037ec8c7463","resolution":{"observed_at":"2026-08-15T23:27:33.015190Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.687873Z","title":null,"venue":null,"work_id":"01886e7d-00a3-4d16-a177-418c630e89fb","year":2024},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:33.020157Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:20551c3e6c7b88ca8050c81d3c7098917de5f97e5ba87f165b3d7b5be6afe1cc","observation_id":"0fc33c48-b92e-4e85-9f4b-23aa2779b531","resolution":{"observed_at":"2026-08-15T23:27:33.693161Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.025732Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:33.025732Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:f4c33f9ac6c7cc8dc6bbe29b4463aa0e3804e46d9c74ce2311b72209ce24363d","observation_id":"197de58a-4b91-48f4-b5cb-5e4c379273a3","resolution":{"observed_at":"2026-08-15T23:27:33.025732Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2308.05345","last_updated":"2023-11-11T07:53:10Z","snapshot_observed_at":"2026-08-14T07:27:50.255948Z","submitted_at":"2023-08-10T05:24:41Z","title":"RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Model","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2308.05345","snapshot_observed_at":"2026-08-15T23:27:33.035330Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:33.035330Z"},"links":{"cited_paper":"/paper/2308.05345","citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:751dc7635bcd119750659318eeb2f89350cd6450460ef60d9268eb36c5c45152","observation_id":"0c54734d-6ff0-4f51-9f47-90269c4296f3","resolution":{"observed_at":"2026-08-15T23:27:33.035330Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.659671Z","title":"In2024 IEEE LLM Aided Design Workshop (LAD)","venue":null,"work_id":"056444ff-5539-41a9-b6a8-6d9a5e933e4c","year":null},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:33.030574Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:7643b4c2d9630a1126cdd58ec3d904891bc4f0e6cefdfa1ee6e9cbb6785d3004","observation_id":"f141494f-db6b-4759-9b64-26bce8e61014","resolution":{"observed_at":"2026-08-15T23:27:33.665546Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.626956Z","title":null,"venue":null,"work_id":"aa23f7c2-ab58-4612-8b18-0a7c4d2acc93","year":2007},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:33.046030Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:6b5722ade92d5111c7d8d3c8dc6684c40cced117253ed31193cb4b3fa2c7ae6b","observation_id":"f7924454-997e-491f-b44d-a256e9e1a3ea","resolution":{"observed_at":"2026-08-15T23:27:33.631867Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.643043Z","title":null,"venue":null,"work_id":"d24b6dce-76ab-469a-97a3-3aace168472a","year":1996},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:33.041008Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:43f325c89ec807815bee0bc2d890cbdc73732966ca5bf2b7d1eae70f63166600","observation_id":"7a95055a-345b-439d-9e7e-f917f3056f3c","resolution":{"observed_at":"2026-08-15T23:27:33.648688Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.592639Z","title":null,"venue":null,"work_id":"91cdd4d4-9fcf-4246-ae14-e1950a898283","year":2024},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:33.055860Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:6fc584a84cf3d80d36a8a54cd33020b6cc048b5f717c0fb610f788ef0e432969","observation_id":"154ed192-f147-4fee-a2e4-759ccbeead53","resolution":{"observed_at":"2026-08-15T23:27:33.597397Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.610428Z","title":null,"venue":null,"work_id":"b3d6492c-2a72-4a19-a77a-6a8db57c4807","year":2006},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:33.050891Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:383cc3fd8e1f8b8e26bc68992a6e84f8dcb67e0f6c60d25387dcb6c25333067f","observation_id":"fc309268-2a7f-4de5-b76d-0a6a46c44f8b","resolution":{"observed_at":"2026-08-15T23:27:33.615353Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.558925Z","title":null,"venue":null,"work_id":"756066c9-e0c6-4d36-a07d-3dd38e363ed0","year":2024},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:33.065743Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:4df8969a5674a0b0dd72e927378a131dc69c56613bc60fff9ba8c2be70908161","observation_id":"0d96fc22-7546-4ebd-a316-8d88ba104f1e","resolution":{"observed_at":"2026-08-15T23:27:33.564380Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.575868Z","title":null,"venue":null,"work_id":"91cafcbc-3498-4c0c-8b3e-5999f0a2bb8e","year":2024},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:33.060719Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:def5b6c4344917eb3f86c7f390cc591c8c684884d49dc4cd8f475973c5d63658","observation_id":"795afa38-636a-4c7f-8cc2-505eab5f367a","resolution":{"observed_at":"2026-08-15T23:27:33.580608Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.542053Z","title":null,"venue":null,"work_id":"4f86a487-599a-4a24-a51b-6efbfe2137e8","year":2014},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:33.075870Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:2cb03ad7c628771404b9f74dc97319f0f0c4081d761f3d92a0f6a34344e43227","observation_id":"7674ac2d-c78c-4b21-9fb2-0a4abda2418e","resolution":{"observed_at":"2026-08-15T23:27:33.547367Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"0446.34306","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.248070Z","title":null,"venue":null,"work_id":"fd4bd86e-b89d-4eeb-adf4-79620ecfce14","year":2020},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:33.070895Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:33cf04cff50ec00a7e03b007bd9307c3d728729ba3855caf50636424e948b21c","observation_id":"05b83b08-f12a-4ecd-86bd-bc6dd5352fa7","resolution":{"observed_at":"2026-08-15T23:27:33.256348Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.084556Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:33.084556Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:8f5dcd9726a854f5e1d489b7e1a65859a22199f840da67181a8f9d7308409d7d","observation_id":"d1e0b5ba-148e-4a94-972b-8125e18c5554","resolution":{"observed_at":"2026-08-15T23:27:33.084556Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.526678Z","title":null,"venue":null,"work_id":"3541f3e2-43b7-4dbf-aa79-7e20852d9e51","year":2015},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:33.080061Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:0af79d0e69298d8cc9fd706ad30b09ed9ed38cb3e472f60765e75b87caa4c1a8","observation_id":"7be9da28-1d98-44d1-b819-1580bd293e22","resolution":{"observed_at":"2026-08-15T23:27:33.531053Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.499941Z","title":null,"venue":null,"work_id":"e1ef3da3-556c-4f90-89f7-a37e0490ab40","year":1983},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:33.094059Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:faeb4e176a64706164be314c8af6cd8aff0e6fcef1674b40b03487177f3d21db","observation_id":"a265c4a3-4ecf-4661-88e8-1b17a11d716f","resolution":{"observed_at":"2026-08-15T23:27:33.504627Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2311.04887","last_updated":"2024-06-04T19:12:48Z","snapshot_observed_at":"2026-08-13T05:29:38.982995Z","submitted_at":"2023-11-08T18:46:39Z","title":"AutoChip: Automating HDL Generation Using LLM Feedback","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2311.04887","snapshot_observed_at":"2026-08-15T23:27:33.089362Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:33.089362Z"},"links":{"cited_paper":"/paper/2311.04887","citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:286492b278430fa25607eb48d654250dc75dfb63365429026dfd21749ead4d58","observation_id":"d9e39c9a-f4d4-42cd-8e1a-e37ff088274d","resolution":{"observed_at":"2026-08-15T23:27:33.089362Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.464918Z","title":null,"venue":null,"work_id":"8fafdf8a-0e1e-4231-9f5a-5b759c2497c0","year":2024},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:33.102772Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:004b02df8d55de64bcb695ddea3af8a031fc6acb66d766ec03b3e5813f34b688","observation_id":"a5bf6f93-754d-4c2d-b871-c9d54c57cf26","resolution":{"observed_at":"2026-08-15T23:27:33.469997Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T23:27:33.483200Z","title":null,"venue":null,"work_id":"753030fc-e717-4669-9a64-263231ce926d","year":2023},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:33.098329Z"},"links":{"citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:20e8453a06d87da9bed3ad162c8332594ded4d4b4e1308a34dea0675a343d74b","observation_id":"6e7c3368-961c-434d-ab48-1460852bb12e","resolution":{"observed_at":"2026-08-15T23:27:33.488363Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2401.14196","last_updated":"2024-01-26T09:23:11Z","snapshot_observed_at":"2026-08-06T22:40:28.707813Z","submitted_at":"2024-01-25T14:17:53Z","title":"DeepSeek-Coder: When the Large Language Model Meets Programming -- The Rise of Code Intelligence","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2401.14196","snapshot_observed_at":"2026-08-15T23:27:32.999886Z","title":"https://arxiv.org/abs/2401.14196","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"reference_index":2024,"source":"pdf_text","source_observed_at":"2026-08-15T23:27:32.999886Z"},"links":{"cited_paper":"/paper/2401.14196","citing_paper":"/paper/2506.00005"},"observation_digest":"sha256:dcab8f45597bdc98829e97ea99f3e464477e41c3f648b082122f1d0ba508de37","observation_id":"5954f14e-b318-480d-9268-c513ee3058c3","resolution":{"observed_at":"2026-08-15T23:27:32.999886Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-15T23:20:11.926934Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form"},"reference_resolution":{"displayed":32,"state_counts":{"malformed_identifier":0,"metadata_mismatch":1,"parse_uncertain":0,"unresolved":30,"verified_exact":0,"verified_fuzzy":1},"total_outbound_references":32},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"thesis":"As of 15 August 2026, this Paper Citation Record lists 32 of 32 outbound references and 7 inbound Pith citation observations for arXiv:2506.00005."}