{"as_of":"2026-08-19T18:22:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:5b4e1291d476b3dc27ce707744252317c3584e5a69472f55b72cc6a4515a1db2","coverage":[{"denominator":79,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":79,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T15:30:55.007222Z","state":"measured"},{"denominator":79,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":79,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-19T06:32:44.657259+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2506.00020/citation-record","integrity":"/paper/2506.00020/integrity","json":"/paper/2506.00020/citation-record.json","paper":"/paper/2506.00020"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.944893Z","title":"Singular value decomposition (svd) and generalized singular value decomposition","venue":null,"work_id":"76260867-f721-4e4b-baec-85fa725e776e","year":2007},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:48.671749Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:f0964723af03210ff1118fe7f6128e4e1dc5d41512b2282229eccb53129db49f","observation_id":"db4dbfbc-c566-44a9-a31e-91a0fbb7ce05","resolution":{"observed_at":"2026-08-07T15:30:59.950069Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.927826Z","title":"Xcel-ram: Accelerating binary neural networks in high-throughput sram compute arrays","venue":null,"work_id":"24032e59-d7e7-4f8f-845d-1ac6ddc5bb1b","year":2019},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:48.742522Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:a559f611068f0820dc868d6c54e18f6d0cb8f0084ea5a17b567ab0630ebd9812","observation_id":"8f6c7d2f-0d49-4f8f-9797-ff75f63d040b","resolution":{"observed_at":"2026-08-07T15:30:59.933388Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.912655Z","title":"Llama 3.2: Multilingual large language models","venue":null,"work_id":"60ba00ae-373f-43e4-b2c3-7428534f5ff9","year":2024},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:48.788341Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:f5ea83ef7ddceb32b58935d60bd4844c1378f2749aab90f77f9c0af219e0017d","observation_id":"2114b00c-620d-4135-8c7c-f6cbd31c7f77","resolution":{"observed_at":"2026-08-07T15:30:59.917716Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.896131Z","title":"In-memory low-cost bit-serial addition using commodity dram technology","venue":null,"work_id":"1f5ac338-0062-4b82-8e54-c65e21ea6d2d","year":2019},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:48.849379Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:da2798814d77ee4712b6bb7ee58e3677f5dff8b0a10e677c4f0135330696bf27","observation_id":"43281b14-ee83-45a9-9e0a-ae4f3601ec79","resolution":{"observed_at":"2026-08-07T15:30:59.901877Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.880581Z","title":null,"venue":null,"work_id":"4803f8c4-2d28-476c-bc22-8f3cd498346a","year":2023},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:48.893370Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:1098ecbe220dbfd741ce77321a25601347d1331c0dad85248270575ad69a6bbd","observation_id":"315ecd90-fb57-41b7-a704-073fa73a0ba0","resolution":{"observed_at":"2026-08-07T15:30:59.885708Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.864123Z","title":"Artisan Memory Compilers","venue":null,"work_id":"2c4f2125-f5fa-41f5-88af-8d2ef8dd21c3","year":2021},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:48.963663Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:a445b836f81833deb773ae08ba73cea7c951a6998cce93953745f89175edaf0c","observation_id":"360faa23-e480-4186-908c-7192e0411107","resolution":{"observed_at":"2026-08-07T15:30:59.869199Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2004.05150","last_updated":"2020-12-02T17:52:35Z","snapshot_observed_at":"2026-07-31T17:17:17.205582Z","submitted_at":"2020-04-10T17:54:09Z","title":"Longformer: The Long-Document Transformer","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2004.05150","snapshot_observed_at":"2026-08-07T15:30:49.037245Z","title":"Longformer: The long- document transformer","venue":null,"work_id":null,"year":2004},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:49.037245Z"},"links":{"cited_paper":"/paper/2004.05150","citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:3b7fd2c342bb2f9ee686d708889bc7fa1e84a69c3dc123f22e431fe1313c526c","observation_id":"cb17f64a-554e-4a08-b4ce-f371c1a0252d","resolution":{"observed_at":"2026-08-07T15:30:49.037245Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.847934Z","title":"Improving language models by retrieving from trillions of tokens","venue":null,"work_id":"1fa5a735-1e6e-41e3-acd5-a629b786f201","year":null},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:49.092423Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:36da1c46f3186d2261772cb785551ab8ea331071c544df193f8dbac23e0d5fa2","observation_id":"ab8074aa-38f4-4f2b-a5d2-81d6b2f8dfce","resolution":{"observed_at":"2026-08-07T15:30:59.853555Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.829289Z","title":"Neural-pim: Efficient processing-in-memory with neural approximation of pe- ripherals","venue":null,"work_id":"4494743f-fe57-4423-be54-54852fa13b7b","year":2021},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:49.137841Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:aca552d714806d1c31884f560485980ccd0dbfa5e2d79c3b5bba075944a7f5e0","observation_id":"cfef6b93-db01-4e4b-a8c8-6f83e583939c","resolution":{"observed_at":"2026-08-07T15:30:59.836215Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.812008Z","title":"The devil is in details: Delving into lite ffn design for vision transformers","venue":null,"work_id":"c50605de-4ac1-40d4-8e75-a9291222f628","year":2024},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:49.206060Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:b5ab76ec823d3bc80e091068381bc399630c1c834b1494b90dd6ec3fe76a2d1b","observation_id":"9e6236b1-cc89-4d87-b5dc-68f4abb2cc93","resolution":{"observed_at":"2026-08-07T15:30:59.817543Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.796763Z","title":"Prime: a novel processing-in-memory architecture for neural network computation in reram-based main memory","venue":null,"work_id":"fa83f8ca-e0da-453a-8985-a32bf6455716","year":2016},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:49.259464Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:638809bc4cd43152df6dbf6dbc80e4a9ac00d725740df742eba5ad004ceedf00","observation_id":"b72dc2df-f7c0-4e55-b9ed-456b7cc023b7","resolution":{"observed_at":"2026-08-07T15:30:59.801605Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1810.04805","last_updated":"2019-05-24T20:37:26Z","snapshot_observed_at":"2026-08-14T18:16:28.847993Z","submitted_at":"2018-10-11T00:50:01Z","title":"BERT: Pre-training of Deep Bidirectional Transformers for Language Understanding","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1810.04805","snapshot_observed_at":"2026-08-07T15:30:49.307096Z","title":"Bert: Pre-training of deep bidirectional transformers for language understanding","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:49.307096Z"},"links":{"cited_paper":"/paper/1810.04805","citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:d704746274ad0360ae8e2ba7a8ab2fd4ea5c2220d3d79d1dff599abdf1db279d","observation_id":"016db07c-cea8-4964-9c06-fa04a5e2a327","resolution":{"observed_at":"2026-08-07T15:30:49.307096Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.778542Z","title":null,"venue":null,"work_id":"eb322206-25d3-47fe-98f3-9c72d7d15dc4","year":2012},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:49.372850Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:723e9d7af72bcc5b2d6c0a5ca56b6e090136abafb2774a2794f31543d66bdb8a","observation_id":"2bc7376c-a5d0-4e21-ad7d-187f0b9def13","resolution":{"observed_at":"2026-08-07T15:30:59.785884Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.762475Z","title":"An image is worth 16x16 words: Transformers for image recognition at scale","venue":null,"work_id":"98da31e9-6dc2-4272-9e88-ada0300471be","year":2021},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:49.447032Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:0782bea0e037242b515bec5c3878dbd37c7d2b61544e99e92b5a240da0667b53","observation_id":"286508c4-cb16-4754-ba84-055b28361330","resolution":{"observed_at":"2026-08-07T15:30:59.767238Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.742633Z","title":null,"venue":null,"work_id":"de27009b-9f74-4f66-9f0e-1c51511d2a97","year":2024},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:49.521174Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:7ab7e5bbcaf73aa13abfc75ea4b4abf6b61c2593e0787e2329af0e92b1ad1599","observation_id":"255c99ca-a0a1-404f-9cae-902ace0b5e6b","resolution":{"observed_at":"2026-08-07T15:30:59.748837Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.724519Z","title":"Computedram: In-memory compute using off-the-shelf drams","venue":null,"work_id":"e76df497-a2cf-4914-adf6-c327fea89b30","year":2019},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:49.594059Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:6624e77dfd96e28f1a280f434e8e6baf40f0582875eb979eb3427d99121c12a6","observation_id":"a40634d9-2163-47be-b632-604578b9cddf","resolution":{"observed_at":"2026-08-07T15:30:59.730671Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.707660Z","title":"A variation-tolerant in-memory machine learning classifier via on-chip training","venue":null,"work_id":"53972bf2-bd89-4731-8581-ea333d253bed","year":2018},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:49.680752Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:b353b14fb1a6036b854f03247bede77b0d3ea940169ef8f0a66ac35a50cbff43","observation_id":"f4bcb748-5585-4cc3-8c23-a262d939f3ec","resolution":{"observed_at":"2026-08-07T15:30:59.713027Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.691927Z","title":"Sabry, Marios Barlas, Laurent Grenouillet, Jean Coignus, Edith Beigne, Tony Wu, Binh Q","venue":null,"work_id":"2e4fef89-8a97-4b4a-9768-1799715e11ae","year":2019},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:49.753349Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:a9c7ffe64c0228c536513d4fbd726d6e035ba40459d0d53cc78be5ebe7997540","observation_id":"cea23c37-91ea-481b-a701-5b2260d67309","resolution":{"observed_at":"2026-08-07T15:30:59.696441Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2312.00752","last_updated":"2024-05-31T17:55:27Z","snapshot_observed_at":"2026-08-17T20:47:46.242385Z","submitted_at":"2023-12-01T18:01:34Z","title":"Mamba: Linear-Time Sequence Modeling with Selective State Spaces","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2312.00752","snapshot_observed_at":"2026-08-07T15:30:49.820664Z","title":"Mamba: Linear-time sequence modeling with selective state spaces","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:49.820664Z"},"links":{"cited_paper":"/paper/2312.00752","citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:1066c0e4a7480b87f46968ce3b38e56b46b9aa7bed4750b5c84b4af97059707c","observation_id":"32782656-f861-43a8-a5f5-0573971e741b","resolution":{"observed_at":"2026-08-07T15:30:49.820664Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.676508Z","title":"A nonvolatile al-edge processor with 4mb slc-mlc hybrid-mode reram compute-in-memory macro and 51.4-251tops/w","venue":null,"work_id":"948b847c-e772-473c-b842-38cd36ce05a7","year":2023},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:49.908382Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:e8ffc2c313dfdc9be1facc067bc213274f59c53faf03efdfe5f6f6c9c9b5c34b","observation_id":"8e56b94b-d168-4df3-b0f3-886f7c08b435","resolution":{"observed_at":"2026-08-07T15:30:59.681266Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.660151Z","title":"A four-megabit compute-in-memory macro with eight-bit precision based on cmos and resistive random-access memory for ai edge devices.Nature Electronics, 4(12):921–930, 2021","venue":null,"work_id":"fe0b8615-2b90-4ce5-9a04-0ddd04f700c4","year":2021},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:49.933906Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:9a5e6f90e35d7aff4d843c01296270911dfc4c772715c35f4d61f5f5dabe2192","observation_id":"ceb6ed1c-a321-4fa6-8ab0-0c83e9d9275f","resolution":{"observed_at":"2026-08-07T15:30:59.665729Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.638355Z","title":"Floatpim: In- memory acceleration of deep neural network training with high precision","venue":null,"work_id":"44da835b-a980-48d0-905f-8fe8672b7a72","year":2019},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:49.984349Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:90037b8d3dc69a9666971780637665546b61c66aaa18bfc597e970da9b7c9bf9","observation_id":"a0aa0369-aa2c-4980-907c-111b64f73734","resolution":{"observed_at":"2026-08-07T15:30:59.645506Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.618137Z","title":"Circuit design of rram-based neuromorphic hardware systems for classification and modified hebbian learning","venue":null,"work_id":"d307ee0e-00a0-4300-945e-7a7a31ba699d","year":2019},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:50.063258Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:0a0b8b91d9771c63b6fe67b0546af15bbf4f975902f85ac0ee554420cd0f99dd","observation_id":"0db2c2fb-2a96-440a-9ac4-12d4a19be07a","resolution":{"observed_at":"2026-08-07T15:30:59.625346Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.600589Z","title":"Rehy: A reram-based digital/analog hybrid pim architecture for accelerating cnn training","venue":null,"work_id":"b6de8c99-2480-4ee6-a6f4-46c105c5289b","year":2021},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:50.174718Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:df8da62da3e195431da693cab327b111fd540e473c5cc1057376aee18dfc234a","observation_id":"6c76e19f-3c94-432d-a410-78c869d12fcb","resolution":{"observed_at":"2026-08-07T15:30:59.606192Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.584494Z","title":"Rehy: A reram-based digital/analog hybrid pim architecture for accelerating cnn training","venue":null,"work_id":"2f251d89-6c57-4934-9887-c9c1b744b7b1","year":2022},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:50.261844Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:fc2ccdfe2f777a524d73f4106d8354657e568d0fe934047cb632d5e446f57022","observation_id":"2e0176a9-0b8f-4024-b940-5c6a56bfca98","resolution":{"observed_at":"2026-08-07T15:30:59.589037Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.569580Z","title":"Ten lessons from three generations shaped google’s tpuv4i: Industrial product","venue":null,"work_id":"9d1d77f3-2610-4100-8f55-69bf7aae85bc","year":2021},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:50.381736Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:29251a1ba76ac97da9da165a360f238e82d03091d94e01ccf997b61e7be84de6","observation_id":"e88b23b5-bbb5-4b88-a56a-25255b3a21a7","resolution":{"observed_at":"2026-08-07T15:30:59.574021Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.554286Z","title":"Samba: spar- sity aware in-memory computing based machine learning accelerator","venue":null,"work_id":"6e45cc71-7eb1-4bef-9ac9-8089f6c33df6","year":2023},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:50.468396Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:4dc02a303c4ad1d1caaed070c965e13b25d583a22a7b3bf6f220dd60820161fa","observation_id":"ebccddd2-214c-4151-a5e5-1724c397729e","resolution":{"observed_at":"2026-08-07T15:30:59.558860Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:50.561207Z","title":"Learning multiple layers of features from tiny images","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:50.561207Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:ef1ecb9721d29fcd1d4460a5b5f2f921b2db4af777858f9187a892454a1a8580","observation_id":"6d244c2d-0256-461e-9b8f-60ff4089a89c","resolution":{"observed_at":"2026-08-07T15:30:50.561207Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.524486Z","title":"A 3.1 mw 8b 1.2 gs/s single-channel asynchronous sar adc with alternate comparators for enhanced speed in 32 nm digital soi cmos","venue":null,"work_id":"d9272959-07c1-49d8-8c00-368e25857dd4","year":2013},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:50.601611Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:573df9120957deb272c85e1d92cf39509c23f45be0e1014639a9a7d27e9843e8","observation_id":"07d1a820-e9a6-4598-a11a-27b5f8b64f77","resolution":{"observed_at":"2026-08-07T15:30:59.529683Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.507668Z","title":"25.4 a 20nm 6gb function-in-memory dram, based on hbm2 with a 1.2 tflops pro- grammable computing unit using bank-level parallelism, for machine learning applications","venue":null,"work_id":"73ea0648-dd34-412c-bf54-4d15fc122f3f","year":2021},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:50.647344Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:98c6d690c4f66ced1fb754c764ebf7802485c7a00618a920d79f001a86ea0dc6","observation_id":"793b8968-ca73-4d93-bd0f-17d5bff58b4e","resolution":{"observed_at":"2026-08-07T15:30:59.513289Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.490612Z","title":"Asadi: Accelerating sparse attention using diagonal-based in-situ computing","venue":null,"work_id":"0f2189b1-89fc-4f89-8a96-fd30e5bb3ef4","year":2024},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:50.706054Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:d6a4f273f375eede8e0e355cb0e955234f37d631e02d6c282d1651f0ee178372","observation_id":"e48e3b69-9647-4fb0-a94e-c6ca7ef16726","resolution":{"observed_at":"2026-08-07T15:30:59.495511Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.473350Z","title":"Hardsea: Hybrid analog-reram clustering and digital-sram in-memory computing accelerator for dynamic sparse self- attention in transformer","venue":null,"work_id":"2085fad1-2694-42e7-9622-7c1b2ded4d1b","year":2023},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:50.777318Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:f32848b4898fdddf8076a165cba4c265093f45ad58411a24ca06adbe32244089","observation_id":"cd91ba2c-ac63-4b67-8a7c-fcda475eda51","resolution":{"observed_at":"2026-08-07T15:30:59.478460Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.457392Z","title":"An area-and energy-efficient spiking neural network with spike-time-dependent plasticity realized with sram processing-in-memory macro and on-chip unsupervised learning","venue":null,"work_id":"759a2036-164e-435e-b2d1-13384f19dbdd","year":2023},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:50.847722Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:887058bd10da9162189269853ef75e3cdcfc4f5aa426bf7bb48fdea8b09e4e30","observation_id":"91a25793-4cb9-4fe0-b764-0993a5b674cd","resolution":{"observed_at":"2026-08-07T15:30:59.462161Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.442103Z","title":"Hard- ware accelerator for multi-head attention and position-wise feed-forward in the transformer","venue":null,"work_id":"1aaa955c-4748-4aac-9798-5f496852e218","year":2020},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:50.953775Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:cd53880b8034c3051ed67d1ea3d1fc14294eacd5d1f55a1ace4fff42ac3854cd","observation_id":"73ae0545-b7c3-4ddf-9102-65f8b8ef69cc","resolution":{"observed_at":"2026-08-07T15:30:59.446970Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.425221Z","title":"Lightformer: Light-weight transformer using svd-based weight transfer and parameter sharing","venue":null,"work_id":"a76315a9-a83a-451a-8929-525295916c7d","year":2023},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:51.017325Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:21658dce86bbc8ceb682eff0aaf44875b3f30a49dc4d07941181dde12e05f2c3","observation_id":"1e91f380-3d90-4cb7-a771-5b5fd4cc15a8","resolution":{"observed_at":"2026-08-07T15:30:59.430835Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:51.138534Z","title":"Marcus, Beatrice Santorini, and Mary Ann Marcinkiewicz","venue":null,"work_id":null,"year":1993},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:51.138534Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:bb203ade2a6136bfb01bf629687eaae96838e6c5686a07ed3312b65dcaab2ccc","observation_id":"901574b8-34d8-4bb4-b744-98f23e0ea3b9","resolution":{"observed_at":"2026-08-07T15:30:51.138534Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.399073Z","title":"The WikiText Long Term Dependency Language Model- ing Dataset","venue":null,"work_id":"a57eaa20-55d5-4360-9dc0-f09a4a0bba00","year":2021},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:51.225324Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:ff0d8d0ede307d5b758fa8daa3148ceffc14b9e8093862cfd10c444412b5e89b","observation_id":"8be1955d-4287-41f5-baf0-cadcd729a458","resolution":{"observed_at":"2026-08-07T15:30:59.403674Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:51.335554Z","title":"Pointer sentinel mixture models, 2016","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:51.335554Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:a0e4a61fccdea15cc7883930f1e9f74a5d875ae05b51d77c945202bba024791c","observation_id":"3e05bbc7-8e1f-43de-8edd-45c9541c4afb","resolution":{"observed_at":"2026-08-07T15:30:51.335554Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2404.07143","last_updated":"2024-08-09T22:37:25Z","snapshot_observed_at":"2026-08-17T19:41:15.885170Z","submitted_at":"2024-04-10T16:18:42Z","title":"Leave No Context Behind: Efficient Infinite Context Transformers with Infini-attention","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2404.07143","snapshot_observed_at":"2026-08-07T15:30:51.412450Z","title":"Leave no con- text behind: Efficient infinite context transformers with infini-attention","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:51.412450Z"},"links":{"cited_paper":"/paper/2404.07143","citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:0860d980d0c3376079e15e52c3aa8436d60a3b13ab13a58ba9bde53c2c33247b","observation_id":"2183b528-6cb8-42d9-9207-4eaf0cf80be5","resolution":{"observed_at":"2026-08-07T15:30:51.412450Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.370739Z","title":"ADC Performance Survey 1997-2024","venue":null,"work_id":"5ff6db34-e187-4107-8539-1ec56cda8c8a","year":1997},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:51.508182Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:d7bc8029f1c7e503f1cdc5c1edffe62c63438f24de932e524d5b09c736e2b7cc","observation_id":"b3459bb3-2392-47e4-b4c7-c748488e3cd4","resolution":{"observed_at":"2026-08-07T15:30:59.375722Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.354635Z","title":"Fine-grained dram: Energy- efficient dram for extreme bandwidth systems","venue":null,"work_id":"76c5e14a-9321-4468-9b57-f463d2e68b8a","year":2017},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:51.580680Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:4aaa3684287c76c642038dba36fc490019b2ac385c71f5859f2c29913b1907e4","observation_id":"e7cf7065-ef8f-4400-86eb-59423ba6f248","resolution":{"observed_at":"2026-08-07T15:30:59.360021Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.338716Z","title":"Training and operation of an integrated neuromorphic network based on metal-oxide memristors","venue":null,"work_id":"7e55377f-f73e-466c-b0e3-d6e232beea6c","year":2015},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:51.645621Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:6eea7ff484c862a25a22cf6db6a811951e22404f93bc4ec34e5463ef41f9e53b","observation_id":"45fc2d0c-09ae-4d61-981a-c328645b92d5","resolution":{"observed_at":"2026-08-07T15:30:59.343628Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.323048Z","title":"Fact: Ffn-attention co-optimized transformer architecture with eager correlation prediction","venue":null,"work_id":"1a42dcc9-a722-47ec-a8ea-4cea04bb72e6","year":2023},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:51.745244Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:b11f13e3efd4b6d6b4f1fa9cf168ef34e2098ef02916ff1d29460f29387f35d6","observation_id":"0b2bd37b-bd5f-4909-80e9-70ada2f00317","resolution":{"observed_at":"2026-08-07T15:30:59.327544Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.307259Z","title":"Radford, Jeffrey Wu, R","venue":null,"work_id":"62f9c7fb-a64a-4b86-8eb4-9d4e8bc57f25","year":2019},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:51.813002Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:2ec92e48697504b7e83f32757bbcc0df88606a29ccc61f6559f418e01169034b","observation_id":"71c9e6b6-f5d8-4247-8bda-9dbcf64a3139","resolution":{"observed_at":"2026-08-07T15:30:59.312131Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:51.903622Z","title":"Language models are unsupervised multitask learners","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:51.903622Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:bf218f1947fc925e5e246955db96558278c346b8e0a109a9e98dd7eaf5ab0d87","observation_id":"552d7d06-a0ed-4f50-8782-556646a82adb","resolution":{"observed_at":"2026-08-07T15:30:51.903622Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.281132Z","title":"Adap- tive programming in multi-level cell reram","venue":null,"work_id":"fe61a35e-fc4d-4cc6-a2b0-32591c1b90c4","year":2019},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:52.103731Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:67f5838b487b025cad9d5f9539fcd309451343fe9fbb56e9c418ebf59958b8b8","observation_id":"36453561-bd32-4d94-a9ec-cdf39aa64830","resolution":{"observed_at":"2026-08-07T15:30:59.285713Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.266334Z","title":"Associative learning of a three-terminal memristor network for digits recognition","venue":null,"work_id":"84f9e985-e24d-4858-afe8-f825b874d764","year":2023},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:52.201795Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:fed0e645f998cd75e3653cf4885211a2f57595527dc5b2b8c3d51801b37b10da","observation_id":"b5f58417-9c0f-454b-bedd-7c02c26667d4","resolution":{"observed_at":"2026-08-07T15:30:59.270998Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.251237Z","title":"Analysis of power consumption and linearity in capacitive digital-to-analog converters used in successive approximation adcs","venue":null,"work_id":"f2eff418-777e-4d93-92dd-f54cf47995ab","year":2011},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:52.303522Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:217f208c21632681bb29d04d28c150c3458f62c1b227e5c57d45c6f7b7e9b4ea","observation_id":"ddff2b3d-eeb5-4183-ae73-0bd2146f39f5","resolution":{"observed_at":"2026-08-07T15:30:59.256384Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.235571Z","title":"Stanley Williams, and Vivek Srikumar","venue":null,"work_id":"7ef64a93-5b88-430b-ae05-af78076e53c7","year":2016},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:52.419431Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:5c8e05ba60fcd9db969eea77587e934abafb18af15ab71d7ac480895b2d06ee5","observation_id":"7379fb1a-f862-4241-8c26-a2131d083956","resolution":{"observed_at":"2026-08-07T15:30:59.240801Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.219563Z","title":"Stanley Williams, and Vivek Srikumar","venue":null,"work_id":"21da3c96-0fde-476b-ab67-57346d7577c4","year":2016},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:52.577317Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:c22702b6ada176a731155de8a2ffc133a7e39effc5a32c00aa67afb5a3bc9cdc","observation_id":"5068c3e7-98d3-4ca6-b1f3-8b35cb73e842","resolution":{"observed_at":"2026-08-07T15:30:59.224283Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.203526Z","title":"Isaac: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars","venue":null,"work_id":"1d5cae02-d1f7-4d77-ae55-1d4308efd49b","year":2016},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:52.692162Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:fdb1ea49720c740068650c22bf8564ba92ff7d02469ba0b812409f77c43e0dbf","observation_id":"653b92a2-3779-4b28-9b40-f72bd5b6af59","resolution":{"observed_at":"2026-08-07T15:30:59.208646Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.186428Z","title":"Pci express ® 6.0 specification at 64.0 gt/s with pam- 4 signaling: a low latency, high bandwidth, high reliability and cost-effective interconnect","venue":null,"work_id":"624b3eca-31f6-42b6-8d57-d5ca9b103ff1","year":2020},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:52.762739Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:b9b8187bf3778f0828c13c66369622ac4940c47171fa6f09b854e2acc50b15f9","observation_id":"bd534139-3f2c-4aa3-b1b4-2c0b2044e912","resolution":{"observed_at":"2026-08-07T15:30:59.192897Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:59.028366Z","title":"Relaxing non-volatility for fast and energy-efficient stt-ram caches","venue":null,"work_id":"9408a513-3b3c-4cd7-82e8-5be9389e9dd6","year":2011},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:52.939127Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:72d6a01b7d23c8ac8bfc179d8559a8f525519913df425c003788c59af3bc9915","observation_id":"45feb363-a0b2-4f0d-8c52-a82e4f4d7734","resolution":{"observed_at":"2026-08-07T15:30:59.172476Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:58.859877Z","title":"52.5 tops/w 1.7 ghz reconfigurable xgboost inference accelerator based on modular-unit-tree with dynamic data and compute gating","venue":null,"work_id":"d68f13ac-3269-4a63-98c2-099e4c284c7a","year":2024},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:53.084555Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:762456af4afa86f3b4998ef4a90b232ad2986153cc3cd3af145437b09e666556","observation_id":"170f42b0-a4d6-48de-90d7-9ae841337e1e","resolution":{"observed_at":"2026-08-07T15:30:58.886737Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:58.561527Z","title":"Ef- ficient transformer acceleration via reconfiguration for encoder and decoder mod- els and sparsity-aware algorithm mapping","venue":null,"work_id":"284bb70e-83c7-4f40-b5a5-28ec7b88a7dc","year":2024},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:53.249074Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:204a9a1a91e1c83155ecf1c3d846fabf2e9f0831cc4a939df6d0f67c6246e62a","observation_id":"9c10515b-1aee-4b87-8767-66fbcb341a16","resolution":{"observed_at":"2026-08-07T15:30:58.667869Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:58.284502Z","title":"Scaling equations for the accurate prediction of cmos device performance from 180 nm to 7 nm","venue":null,"work_id":"2e1f6361-c41b-4343-b2fa-2f5715fb1d27","year":2017},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:53.364553Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:07d503c2dac15dabdd990ec03a9125368a0f260e6ef0e5fc22cb272e368921ce","observation_id":"4ae3a65d-d2c9-4883-b478-0084a7d281b0","resolution":{"observed_at":"2026-08-07T15:30:58.397835Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:57.899436Z","title":"Logic de- sign within memristive memories using memristor-aided logic (magic)","venue":null,"work_id":"1e93bef7-0b29-4dc0-ab86-ee782494a591","year":2016},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:53.513543Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:afe55964544857a0d99c5460e12fcac008964f84200931a52c708c37b996c605","observation_id":"3b746808-4b06-4d2c-a8f1-0098887185ec","resolution":{"observed_at":"2026-08-07T15:30:58.073627Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2102.08036","last_updated":"2021-02-16T09:18:16Z","snapshot_observed_at":"2026-08-16T18:45:17.473943Z","submitted_at":"2021-02-16T09:18:16Z","title":"Exploring Transformers in Natural Language Generation: GPT, BERT, and XLNet","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2102.08036","snapshot_observed_at":"2026-08-07T15:30:53.658598Z","title":"Exploring transformers in natural language generation: Gpt, bert, and xlnet","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:53.658598Z"},"links":{"cited_paper":"/paper/2102.08036","citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:44650618b9ea7afcb24de6463fb9cf16d080658866d43d2f718b3ca3fba98200","observation_id":"c50a5bcb-daed-412e-9ba6-05c7dc4fdd3f","resolution":{"observed_at":"2026-08-07T15:30:53.658598Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:57.731415Z","title":"Racer: Bit-pipelined process- ing using resistive memory","venue":null,"work_id":"19072ffb-7930-46a3-bedd-85d765276294","year":2021},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:53.736731Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:f3ad3d3f7263784f74ae9b4d522e6bc2c1892befd8dce042a6245d8f793c3aef","observation_id":"2dcf0382-8d17-4fb2-a11a-f263e2202b7b","resolution":{"observed_at":"2026-08-07T15:30:57.787587Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:57.667367Z","title":"33.1 a 74 tmacs/w cmos-rram neurosynaptic core with dynamically reconfigurable dataflow and in-situ transposable weights for probabilistic graphical models","venue":null,"work_id":"d00bbbbd-f3d5-4c34-983e-38e25fd810e2","year":2020},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:53.847098Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:14a340382fe1d4d1724c91fb316ef75811be29a5fd51851de04fdb4e5ef84b8f","observation_id":"d9620198-a90a-4e48-a0f3-a6481bceac8d","resolution":{"observed_at":"2026-08-07T15:30:57.712126Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1804.07461","last_updated":"2019-02-22T23:53:34Z","snapshot_observed_at":"2026-08-16T09:50:11.319379Z","submitted_at":"2018-04-20T06:35:04Z","title":"GLUE: A Multi-Task Benchmark and Analysis Platform for Natural Language Understanding","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1804.07461","snapshot_observed_at":"2026-08-07T15:30:54.027152Z","title":"Glue: A multi-task benchmark and analysis platform for natural language understanding","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":62,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:54.027152Z"},"links":{"cited_paper":"/paper/1804.07461","citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:ff6cccf629d18808c51d985bbf6524bed4c29cb37b1a556f5c4d994ab9d0d281","observation_id":"a8118b30-b163-4621-a6f3-b422e5b93873","resolution":{"observed_at":"2026-08-07T15:30:54.027152Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:54.124839Z","title":null,"venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":63,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:54.124839Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:c0cae757b1b5416117022891bbfcf81d2c42cd0ac4e10ff1101bcc5c59eaa464","observation_id":"16966872-92a6-47db-b644-5e4d69f5a111","resolution":{"observed_at":"2026-08-07T15:30:54.124839Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2005.14187","last_updated":"2020-05-28T17:58:56Z","snapshot_observed_at":"2026-08-13T22:35:05.484443Z","submitted_at":"2020-05-28T17:58:56Z","title":"HAT: Hardware-Aware Transformers for Efficient Natural Language Processing","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2005.14187","snapshot_observed_at":"2026-08-07T15:30:54.153630Z","title":"Hat: Hardware-aware transformers for efficient natural language processing","venue":null,"work_id":null,"year":2005},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:54.153630Z"},"links":{"cited_paper":"/paper/2005.14187","citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:9c92fdb3abf60505a916ea9d14f27e268968482f71abd6f8c75116b9e6286a69","observation_id":"764fc092-3ef1-4749-9335-818ff233ae8c","resolution":{"observed_at":"2026-08-07T15:30:54.153630Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:57.492610Z","title":"Augmenting language models with long-term memory","venue":null,"work_id":"30218be1-5d07-46f2-8417-d29b98289708","year":2024},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":65,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:54.196437Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:cf70125ff83daa3045a70b1f7351b66508281ea9fe267b2bdb535039aff3714b","observation_id":"7a049959-4844-4a1b-b827-9a8b06f55747","resolution":{"observed_at":"2026-08-07T15:30:57.595079Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:57.357674Z","title":"Beacongnn: Large-scale gnn acceleration with out-of-order streaming in-storage computing","venue":null,"work_id":"53ac5961-c3d8-4d36-b197-4a602aae4143","year":2024},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":66,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:54.256628Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:ec8692144ddcaa434384003123f951d710cd3024dab4e3becf53b9ed2237d0e4","observation_id":"ec778f6b-b593-43a6-8e39-47b4075ddc3f","resolution":{"observed_at":"2026-08-07T15:30:57.410832Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:57.200986Z","title":"Phase change memory","venue":null,"work_id":"e33fdf59-195e-4111-8bcf-ee644530dfb8","year":2010},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":67,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:54.327488Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:c844e8553503ad9bce883b8ba003ede4347b65f99b4c184c1df4154d0eff1752","observation_id":"1c6e6b14-e851-4956-97ae-3e5c7c029be8","resolution":{"observed_at":"2026-08-07T15:30:57.268742Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:57.095503Z","title":"Pim gpt a hybrid process in memory accelerator for autoregressive transformers","venue":null,"work_id":"6f310303-de82-41d7-a8cb-27357903c608","year":2024},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":68,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:54.372914Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:5f0e55dd3958ecb834d90e0bbb0a97509d953c002d221f4ffa15ac5186f9a78a","observation_id":"12583fac-06a6-4210-85fa-e2c236779bb1","resolution":{"observed_at":"2026-08-07T15:30:57.124110Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:56.916447Z","title":"16.1 a 22nm 4mb 8b-precision reram computing-in-memory macro with 11.91 to 195.7 tops/w for tiny ai edge devices","venue":null,"work_id":"1ec9d2eb-d487-49bb-ba85-035d21351163","year":2021},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":69,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:54.429512Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:96f1df751fb93904b823c5dbe4b39283746ca081e754f50d60819289aae79539","observation_id":"772c936c-c128-4729-81e1-203ed2eff73a","resolution":{"observed_at":"2026-08-07T15:30:56.984087Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:56.726081Z","title":"Processing-in-memory using optically-addressed phase change memory","venue":null,"work_id":"de8a2993-b97f-444c-96bc-dd821d852b30","year":2023},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":70,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:54.473269Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:563876a79ee913abb1bf5f944f9b3fe0b898892ef0b58d0b98280d6721bbd0d7","observation_id":"e2c8d75d-ac25-470e-886b-e3674aca1a74","resolution":{"observed_at":"2026-08-07T15:30:56.822644Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:56.597679Z","title":"Fsl-hdnn: A 5.7 tops/w end-to-end few-shot learning classifier accelerator with feature extraction and hyperdimensional computing","venue":null,"work_id":"d42412fe-34a0-4a34-a849-c629ce9a0098","year":2024},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":71,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:54.528065Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:1850e5ce8859b3f32e6fb9b4297f6fe86036d84b8e7c69981b6c8a3c5be61508","observation_id":"a39993bb-7983-4421-abe4-07fccf393013","resolution":{"observed_at":"2026-08-07T15:30:56.647531Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:56.422887Z","title":"Retransformer: Reram-based processing-in-memory architecture for transformer acceleration","venue":null,"work_id":"710e2f21-4d23-420f-94e9-e624130c8ca5","year":2020},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":72,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:54.569984Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:735bde3f89f689350005324f6bc435c2bfead9820132bf6e42710da6e979257e","observation_id":"1c1abb5d-e7c8-405c-9dcc-bf6b56672c17","resolution":{"observed_at":"2026-08-07T15:30:56.486388Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:56.279437Z","title":"Retransformer: Reram-based processing-in-memory architecture for transformer acceleration","venue":null,"work_id":"7a128bed-f1cb-4237-ad64-83cd4b4ee066","year":2020},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":73,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:54.617209Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:a00904e50fbcd942541828432d1ec839bfb031e011b55c54b1b80b41f89a3613","observation_id":"2e5f45e9-658b-4949-a2e3-4cad7d444354","resolution":{"observed_at":"2026-08-07T15:30:56.328470Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:56.129821Z","title":"Fully hardware-implemented memristor convolutional neural network","venue":null,"work_id":"4a5f5b8c-2bb3-4160-8f2e-aca6d9f0900b","year":2020},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":74,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:54.665587Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:c9ab0d35c4b4e7378d2086ae04f3e7a60d07b01b276fbc23565f6222ba8c4528","observation_id":"996814c9-1bb3-4eb1-9967-9b614007cd93","resolution":{"observed_at":"2026-08-07T15:30:56.188293Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:56.034976Z","title":"Sparse attention acceleration with synergistic in-memory pruning and on-chip recomputation","venue":null,"work_id":"f6bd78da-b3e7-49de-85c9-0edb74fdacfb","year":2022},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":75,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:54.735177Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:6a913edf760d441920766fec440e25479c410a1d14231629d8dda94d8f9a84d0","observation_id":"13a98ef2-20be-433c-a3f0-180b8c11af2e","resolution":{"observed_at":"2026-08-07T15:30:56.087578Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:55.884675Z","title":"vision-transformers-cifar10: Training vision transformers (vit) and related models on cifar-10","venue":null,"work_id":"4d252616-c1c0-437e-a650-4d50b061f55e","year":2024},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":76,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:54.800860Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:bbab331cb21b3b26801953eaec1ed928f12ad53a6edcae5309225525bc06e2d6","observation_id":"ebd11634-9b97-426d-80e3-f92d7bc7dd4b","resolution":{"observed_at":"2026-08-07T15:30:55.929108Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:55.737303Z","title":"Rram for compute- in-memory: From inference to training.IEEE Transactions on Circuits and Systems I: Regular Papers, 68(7):2753–2765, 2021","venue":null,"work_id":"bfbed09a-f179-4719-8c04-7ae2b9c7ae4d","year":2021},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":77,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:54.857133Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:45f2c6e40756f8906b57ed242a2b549f6ac03cef765389b50390a3ed23bb858a","observation_id":"15d5fafb-9fd4-4763-b9ff-6dc5bcb49f7f","resolution":{"observed_at":"2026-08-07T15:30:55.804351Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:55.478657Z","title":"Neuro-inspired computing chips","venue":null,"work_id":"2af65ead-3f18-48eb-902f-a45461383f7a","year":2020},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":78,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:54.908496Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:bef0437ee58a6c8fef172e6080e2b8a66f8a70223106f4394b2a58b03a71334b","observation_id":"2356f4d2-3670-48ca-b069-0f36c77972cb","resolution":{"observed_at":"2026-08-07T15:30:55.646552Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:55.356125Z","title":"Transpim: A memory-based acceleration via software-hardware co-design for transformer","venue":null,"work_id":"676b3bb4-bbb1-45d1-a3d4-84805ade4a94","year":2022},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":79,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:54.962680Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:5f5045316f29a70ffbcd431cec52e3b6da8cf7530a75c6c54615151737f53edc","observation_id":"013f6fdf-8f2b-4e28-9ff0-e77a65739617","resolution":{"observed_at":"2026-08-07T15:30:55.388902Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T15:30:55.268820Z","title":"The future of electronics based on memristive systems","venue":null,"work_id":"caf509cc-eb24-493b-b17f-71cb093deda7","year":2018},"citing_paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution","version":1},"reference_index":80,"source":"pdf_text","source_observed_at":"2026-08-07T15:30:55.007222Z"},"links":{"citing_paper":"/paper/2506.00020"},"observation_digest":"sha256:049422333f8ffb6b6b6f13689d596ea67ef7592e4dd30f65b8c3aeedd66177c8","observation_id":"e57e6d77-f225-4194-bc04-4fe593bb948a","resolution":{"observed_at":"2026-08-07T15:30:55.306157Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2506.00020","last_updated":"2025-05-20T23:09:01Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-13T03:52:53.869618Z","submitted_at":"2025-05-20T23:09:01Z","title":"Hybrid SLC-MLC RRAM Mixed-Signal Processing-in-Memory Architecture for Transformer Acceleration via Gradient Redistribution"},"reference_resolution":{"displayed":79,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":15,"verified_exact":0,"verified_fuzzy":64},"total_outbound_references":79},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"thesis":"As of 19 August 2026, this Paper Citation Record lists 79 of 79 outbound references and 0 inbound Pith citation observations for arXiv:2506.00020."}