{"as_of":"2026-08-10T04:19:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:250c0ed9d927fd9e48d61cd07bfcebc78866150746a5eb4638772af7449607a8","coverage":[{"denominator":46,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":46,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T11:57:46.899261Z","state":"measured"},{"denominator":46,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":46,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2506.01140/citation-record","integrity":"/paper/2506.01140/integrity","json":"/paper/2506.01140/citation-record.json","paper":"/paper/2506.01140"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.919400Z","title":"From words to watts: Benchmarking the energy costs of large language model inference,","venue":null,"work_id":"ba37bcc5-eccf-4115-bea5-010b178c3b30","year":2023},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:44.768861Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:62e9e76461e7129471c61e6086a255631a918df9103c1d7afd4d73fae8adf861","observation_id":"a09784df-3e13-4932-ba5d-466559c41463","resolution":{"observed_at":"2026-08-07T11:57:48.925222Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1038/s44335-024-00004-2","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:47.009486Z","title":"Pim gpt a hybrid process in memory accelerator for autoregressive transformers,","venue":null,"work_id":"aa55cb31-9803-49e9-a29b-a1a40f993dca","year":2024},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:44.868284Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:99f0df25c86e85d302c19670415366e3861d2e91b856b0db3356650ec198bb4f","observation_id":"36f9f220-f30e-4dbf-a12d-1e6393e44f54","resolution":{"observed_at":"2026-08-07T11:57:47.026315Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[{"edge_observation":{"observed_at":"2026-08-07T18:18:05.493258+00:00","source":"paper_reference_links","state":"open"},"event_date":"2025-03-04","event_type":"correction","notice_doi":"10.1038/s44335-025-00019-3","provenance":{"observed_at":"2026-07-11T03:01:28.528393+00:00","source":"crossref","source_record_id":"10.1038/s44335-025-00019-3->10.1038/s44335-024-00004-2:correction"}}],"reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.884472Z","title":"Transpim: A memory- based acceleration via software-hardware co-design for transformer,","venue":null,"work_id":"ddf0760e-517d-4d57-a134-46d1c7aa8efe","year":2022},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:45.022110Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:61d56706a1f3723217d00f36b9ca32400c038d4bafe2185a9e975492ef075935","observation_id":"5d798424-fa30-4997-96ff-f49de3630333","resolution":{"observed_at":"2026-08-07T11:57:48.895306Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.853308Z","title":"Hardsea: Hybrid analog-reram clustering and digital-sram in-memory computing accelerator for dynamic sparse self-attention in transformer,","venue":null,"work_id":"d7365438-26a6-43a1-81da-8f04f0c80060","year":2024},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:45.144558Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:e72021f7c2740d45c2568f471478dc51859778611297c0595b2f285e496dba6f","observation_id":"22725c9b-adf5-4960-9893-7fd24740735f","resolution":{"observed_at":"2026-08-07T11:57:48.860023Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1038/s43588-024-00753-x","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:46.961365Z","title":"Efficient scaling of large language models with mixture of experts and 3d analog in-memory computing,","venue":null,"work_id":"3e8248af-7038-4f1a-b8a0-cc605cf67627","year":2025},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:45.282858Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:df89580a351af31d3c582c912c6281468d19d6a9bf4ec01239d4cf786ac82fb3","observation_id":"73981477-458f-4582-896c-1ae42ad9215b","resolution":{"observed_at":"2026-08-07T11:57:46.977260Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:45.378473Z","title":"Paretoq: Scaling laws in extremely low-bit llm quantiza- tion,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:45.378473Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:6d45d83f78deeea0dcee4fc41cfcb3a4522609295deadcb925f7ada336293d6c","observation_id":"1eb82158-7cee-4b28-872c-33870549617a","resolution":{"observed_at":"2026-08-07T11:57:45.378473Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2310.11453","last_updated":"2023-10-17T17:59:15Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2023-10-17T17:59:15Z","title":"BitNet: Scaling 1-bit Transformers for Large Language Models","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2310.11453","snapshot_observed_at":"2026-08-07T11:57:45.488313Z","title":"Bitnet: Scaling 1-bit transformers for large language models,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:45.488313Z"},"links":{"cited_paper":"/paper/2310.11453","citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:99ff8ff0c97dcd7f09be8fe9bb099026a79efbe98ca7d8f14825d0488e65f609","observation_id":"1e695579-b066-4979-a643-dd4e8e27e1b1","resolution":{"observed_at":"2026-08-07T11:57:45.488313Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.17764","last_updated":"2024-02-27T18:56:19Z","snapshot_observed_at":"2026-08-03T00:59:01.026576Z","submitted_at":"2024-02-27T18:56:19Z","title":"The Era of 1-bit LLMs: All Large Language Models are in 1.58 Bits","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.17764","snapshot_observed_at":"2026-08-07T11:57:45.599535Z","title":"The era of 1-bit llms: All large language models are in 1.58 bits,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:45.599535Z"},"links":{"cited_paper":"/paper/2402.17764","citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:7bba1d29f9c893984bf8d9395b87064e7cf52980f3eb2912f4d211164e7f9f7b","observation_id":"fe34546e-ff26-441d-a538-263c9d7a31ed","resolution":{"observed_at":"2026-08-07T11:57:45.599535Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2411.04965","last_updated":"2024-11-07T18:41:50Z","snapshot_observed_at":"2026-08-04T09:57:22.968756Z","submitted_at":"2024-11-07T18:41:50Z","title":"BitNet a4.8: 4-bit Activations for 1-bit LLMs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2411.04965","snapshot_observed_at":"2026-08-07T11:57:45.713742Z","title":"Bitnet a4.8: 4-bit activations for 1-bit llms,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:45.713742Z"},"links":{"cited_paper":"/paper/2411.04965","citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:b8e87a5bf830271725bf93652e57d8bb550c3c84b6618aced1f77e271d702c11","observation_id":"253ec4c4-16a3-42ab-a7ac-7cc987e12e89","resolution":{"observed_at":"2026-08-07T11:57:45.713742Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:45.819831Z","title":"Site cim: Signed ternary computing-in-memory for ultra-low precision deep neural networks,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:45.819831Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:7d07a5f18daf6fb4385f404a4ccedf40333a98155303593c99633170443fdcc5","observation_id":"20725f29-f4e6-4938-9e28-a91f1ec39320","resolution":{"observed_at":"2026-08-07T11:57:45.819831Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.792693Z","title":"Tim-dnn: Ternary in-memory accelerator for deep neural networks,","venue":null,"work_id":"384913a7-edd6-4fc2-ac94-2289f2638945","year":2020},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.003905Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:6949b643eb104cab18426d2af52ee247c248a1c227a86689565cb09dd3cfb678","observation_id":"ba2e3be2-9279-4898-aac7-d51d44be5baa","resolution":{"observed_at":"2026-08-07T11:57:48.798868Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.750730Z","title":"A ternary neural net- work computing-in-memory processor with 16t1c bitcell architecture,","venue":null,"work_id":"aefa4f43-1308-4f9e-a99d-75dc38ee3636","year":2023},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.080475Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:a948bdb3ff249cfd7a90b7aad5a1a9f77756b88cc92308808091ea7bc6883f15","observation_id":"90cec0f1-5372-4b86-8c5e-24104f7e3d5e","resolution":{"observed_at":"2026-08-07T11:57:48.762465Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.712449Z","title":"A 2941-tops/w charge-domain 10t sram compute-in- memory for ternary neural network,","venue":null,"work_id":"b3dbe548-0839-4221-b81a-82af546808e0","year":2023},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.250660Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:27f4e75aae17ca517bb7d1955654b37c9a58a5b0c9548bc3ffdcda1d8f19e805","observation_id":"f8dd1ef8-5e42-499e-bea2-0170a9ed1fc3","resolution":{"observed_at":"2026-08-07T11:57:48.723523Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.683196Z","title":"Drop-connect as a fault-tolerance approach for rram- based deep neural network accelerators,","venue":null,"work_id":"eb10ccfe-61b3-48a5-a8ce-3456be47766e","year":2024},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.475571Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:c7d857df50f6d4013c98e459e7255fb704f08f8c10aa35af132407d9403c222d","observation_id":"ef936dc1-7f62-46a6-8186-60a31ecc8286","resolution":{"observed_at":"2026-08-07T11:57:48.689763Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.653244Z","title":"Fault-tolerant training with on-line fault detection for rram-based neural computing systems,","venue":null,"work_id":"9c4f8794-e340-4c13-93c9-14207c164963","year":2017},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.591201Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:794f51173151a0ba75bbf3e949849fd95c9a765b9423e89519f9d9b450bee7a9","observation_id":"e2f951a1-59eb-49cf-8b30-d6e31430f1c9","resolution":{"observed_at":"2026-08-07T11:57:48.660640Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.610636Z","title":"Artificial Intelligence Index Report 2024,","venue":null,"work_id":"5772a6ed-6ee2-42a9-bf87-ec6cd9136ec3","year":2024},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.598040Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:97e92c8e07aef77fbdab66593ba6a95fe02e8ad3d80d74c3168b04bba355a973","observation_id":"d7e2ae61-ffb1-4891-95b9-3fdb3cef104c","resolution":{"observed_at":"2026-08-07T11:57:48.624595Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.560122Z","title":"Wesco: Weight-encoded reliability and security co-design for in- memory computing systems,","venue":null,"work_id":"3bb59222-9f2f-4ab5-8e58-4a85eb68c650","year":2022},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.608690Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:5f4da4a59f9145951b377c9f7a8b9a376b4cc8d375228c6c3d55200d224f548f","observation_id":"71439015-3b2a-4fe2-8125-f03cf554034c","resolution":{"observed_at":"2026-08-07T11:57:48.583053Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.512237Z","title":"Fault-free: A framework for analysis and mitigation of stuck-at-fault on realistic reram-based dnn accelerators,","venue":null,"work_id":"5ddbc271-7aab-4e93-ab0b-f31bd670280c","year":2011},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.617444Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:b0bc3724e1e198305a9d90291c143c3fb2ee71bc9677f434f5d6b9c928e1bd63","observation_id":"ca89d49a-93c4-4f5a-81b3-82bd5aa4543a","resolution":{"observed_at":"2026-08-07T11:57:48.520378Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"7624.32877","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:47.319999Z","title":"Handling stuck-at- faults in memristor crossbar arrays using matrix transformations,","venue":null,"work_id":"136cc353-fee5-4724-8911-601b2013c8f4","year":2019},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.629807Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:4740d2dd4c733b92651f050118c86e18bad90c6e9f65442c99ad3a62c1b008e7","observation_id":"7ca28c12-fe5d-4b64-a0e2-7f3866f071ab","resolution":{"observed_at":"2026-08-07T11:57:47.332691Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2401.11664","last_updated":"2024-01-22T02:50:38Z","snapshot_observed_at":"2026-08-09T20:47:27.534863Z","submitted_at":"2024-01-22T02:50:38Z","title":"Zero-Space Cost Fault Tolerance for Transformer-based Language Models on ReRAM","version":1},"cited_work":{"arxiv_id":"2401.11664","doi":null,"metadata_source":"pith","pith_arxiv_id":"2401.11664","snapshot_observed_at":"2026-08-07T11:57:47.184030Z","title":"Zero-Space Cost Fault Tolerance for Transformer-based Language Models on ReRAM","venue":"cs.LG","work_id":"651c6fe4-26b3-4516-af5a-e48f3564a5a5","year":2024},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.640691Z"},"links":{"cited_paper":"/paper/2401.11664","citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:0841cf05c8cbd92e6a5185ba6b1e9fd4d47658d62c71b47772adb2a6e43a3d81","observation_id":"5419af5c-74f9-4411-bcee-d1b78ab7df43","resolution":{"observed_at":"2026-08-07T11:57:47.191434Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.463486Z","title":"Tfix: Exploiting the natural redundancy of ternary neural networks for fault tolerant in-memory vec- tor matrix multiplication,","venue":null,"work_id":"dceb11d3-9169-402f-b76d-044726bab3d0","year":2023},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.649934Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:34b3f0d716147461236c54fdf079c44b31db9fcb3ac3fd0defec40a3c0d062a9","observation_id":"36b0bafc-89f1-47ae-a9e7-752edb7f52dc","resolution":{"observed_at":"2026-08-07T11:57:48.483107Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.431879Z","title":"Learning sparse & ternary neural networks with entropy-constrained trained ternarization (ec2t),","venue":null,"work_id":"25c5218f-fdbe-4713-9bd3-f0089d361df4","year":2020},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.660680Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:d3bf296b1fed64f6b2ffc0782085f58782a2d0cbf41ed8847ee1b961e5699da4","observation_id":"298b5d95-51db-4fb5-adc5-9e8540315966","resolution":{"observed_at":"2026-08-07T11:57:48.444064Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.399583Z","title":"FAT: An in-memory accelerator with fast addition for ternary weight neural networks,","venue":null,"work_id":"2e3a4bdd-ba77-4164-af38-5fc304a1ec97","year":2022},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.676638Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:7533baf912ee7ae3064bc5626e36c22c7997c322b456777da2d59e5498ded59e","observation_id":"2c90bffd-0868-4ac8-a7ab-79414d863d25","resolution":{"observed_at":"2026-08-07T11:57:48.410416Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.371650Z","title":"Nonvolatile multistates memories for high-density data storage,","venue":null,"work_id":"7c94bfa6-80b6-4e01-85c9-a4d7ecad86b2","year":2020},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.692106Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:2e6cc6ce06ac1ab3827ae0d82b83e555d46066772b4786987efcce9998d9f8a5","observation_id":"7ac5c49f-73c1-4b71-9f72-752d2da58a51","resolution":{"observed_at":"2026-08-07T11:57:48.378902Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.329960Z","title":"Stuck-at fault tolerance in rram computing systems,","venue":null,"work_id":"af7d8d3d-8c0e-425c-935c-ccdc1b1639b1","year":2018},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.699059Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:d3903f69706b012c6b53c8d20f2f76edc5793c3b3216d73453c01d87e16ea8ad","observation_id":"56ccd15c-c478-4f00-bc5a-dc9adf789779","resolution":{"observed_at":"2026-08-07T11:57:48.338894Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.288161Z","title":"Analog computing for AI sometimes needs correction by digital computing: Why and when,","venue":null,"work_id":"54a28c14-7bbb-4ac4-bd64-9479d1599c2d","year":2024},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.710741Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:23292e2f6952be8fae06b8e79c732f781319503341974095d2713e8664aae120","observation_id":"86d9fb43-5e29-4cc5-b217-d861b3957c2f","resolution":{"observed_at":"2026-08-07T11:57:48.300120Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.258708Z","title":"Rtn: Reparameterized ternary network,","venue":null,"work_id":"b0f1528b-725e-40ce-83cf-13de3d136654","year":2020},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.722229Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:69020b261685c6458850115e3b1afee36067b8a81275f8c2e4805c76f54fa7bc","observation_id":"ef21ea70-0aef-4d73-b590-d81b55df3249","resolution":{"observed_at":"2026-08-07T11:57:48.266321Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:46.734743Z","title":"Rram defect modeling and failure analysis based on march test and a novel squeeze-search scheme,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.734743Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:38d52e6ebc93a9acfef61b4d1cebe4fac3c045cfe6f4f5d0147f553ad870bca3","observation_id":"b7db6836-7844-4cd9-9ffd-a826f362e7b0","resolution":{"observed_at":"2026-08-07T11:57:46.734743Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.179413Z","title":"Bitnet b1.58-large,","venue":null,"work_id":"745173c0-919c-404d-8d18-c6aa8be5f772","year":2025},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.743658Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:12ba133643c11299e64af6a745319086855d775de3760d09a9ea489e2abdf814","observation_id":"fe754064-5a74-4645-9e38-f3aa48ed8ccc","resolution":{"observed_at":"2026-08-07T11:57:48.191435Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.132545Z","title":"Bitnet b1.58-3b,","venue":null,"work_id":"d2ccbecd-6eb6-48ed-9cd9-3601c9f5a5c1","year":2025},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.758438Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:cd1665895c0391857bdfb38f5499bced1454c45a35b5bd272a756ed1824df0f0","observation_id":"b9079f61-3b5a-415f-94f0-fbdcb35f1d25","resolution":{"observed_at":"2026-08-07T11:57:48.146481Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1911.11641","last_updated":"2019-11-26T15:31:46Z","snapshot_observed_at":"2026-08-08T00:48:01.603669Z","submitted_at":"2019-11-26T15:31:46Z","title":"PIQA: Reasoning about Physical Commonsense in Natural Language","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1911.11641","snapshot_observed_at":"2026-08-07T11:57:46.768175Z","title":"Piqa: Reasoning about physical commonsense in natural language,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.768175Z"},"links":{"cited_paper":"/paper/1911.11641","citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:bac88e5434635445f85e1e1ccd99a3b9add39d27fa48d3f711f215cea286ce4b","observation_id":"42f14711-f4e0-4107-9954-cbed86d9b7af","resolution":{"observed_at":"2026-08-07T11:57:46.768175Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1803.05457","last_updated":"2018-03-14T18:04:21Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2018-03-14T18:04:21Z","title":"Think you have Solved Question Answering? Try ARC, the AI2 Reasoning Challenge","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1803.05457","snapshot_observed_at":"2026-08-07T11:57:46.776171Z","title":"Think you have solved question answering? try arc, the ai2 reasoning challenge,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.776171Z"},"links":{"cited_paper":"/paper/1803.05457","citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:6ac9edb48d4a935362c7adc84bce37a92809382c084820956b4399e1fd226482","observation_id":"bd0545af-6a98-4e3d-9364-5954caf6a9d9","resolution":{"observed_at":"2026-08-07T11:57:46.776171Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.093329Z","title":"A heterogeneous and programmable compute-in-memory accelerator architecture for analog-ai using dense 2-d mesh,","venue":null,"work_id":"6ff36fbb-a008-45fb-86a1-129b36fb8578","year":2023},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.788755Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:1ec4cf607dbc7b3e8b354b0bedd3516941b28b97f57ab1caaf3009716dc5e95e","observation_id":"cf42d4cf-ee22-4c9c-8591-450ea679cb13","resolution":{"observed_at":"2026-08-07T11:57:48.106518Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.049027Z","title":"[Online]","venue":null,"work_id":"d21525dd-d964-4fd7-8704-b381ae975dbf","year":2024},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.794191Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:f39722f694c12054b8ce1e59c6b8cead0579d75ada44e8cc65cb89d6b2410cfe","observation_id":"9470ae86-128b-41dc-94e8-7ef70bd6e2b3","resolution":{"observed_at":"2026-08-07T11:57:48.061334Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:48.005273Z","title":"A compact model for metal–oxide resistive random access memory with experiment verification,","venue":null,"work_id":"4692680e-2d1d-4ea0-a49d-476f7bb1d9a6","year":2016},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.799181Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:e69b1b98b32e329cb5046d7e85cf45c7fe8154963cc6dd3ebe8d38a8de3e8ab6","observation_id":"dc550eed-2373-4bc4-bd99-6e433c71249c","resolution":{"observed_at":"2026-08-07T11:57:48.018211Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:47.971251Z","title":"Modeling and comparative analysis of hysteretic ferroelectric and anti-ferroelectric fets,","venue":null,"work_id":"ebf8eb80-7c02-4c19-9987-e73d7c62fb4d","year":2018},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.805254Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:ee7a4404db6b19b1eefe78c3e61dc0c9f528c97e2e88f742535ebed1756433a7","observation_id":"a2438fff-fae7-443d-a8b4-664d088e3dee","resolution":{"observed_at":"2026-08-07T11:57:47.986017Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:47.941174Z","title":"In-memory computing primitive for sensor data fusion in 28 nm hkmg fefet technology,","venue":null,"work_id":"1912bb0e-6e10-4419-b537-30a89cb3dd2e","year":2018},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.812171Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:3286dd1a6ef9b3913706c01ac3fcc1de31a244cbbea99a72b75f4c96c5f6e6a7","observation_id":"cb4a0119-271f-4f94-8f26-0c9f4e295139","resolution":{"observed_at":"2026-08-07T11:57:47.952491Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:47.903188Z","title":"Ferroelectric thickness dependent domain interactions in fefets for memory and logic: A phase-field model based analysis,","venue":null,"work_id":"f848889e-2a91-414c-a16c-bc171398347a","year":2020},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.823240Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:8c130b27671870bf223015ec106266bd6460563d2dc28b1f4ab28b47ec63308b","observation_id":"84edc028-2fb8-475a-9c15-9e0e19d3eac3","resolution":{"observed_at":"2026-08-07T11:57:47.914312Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:47.859340Z","title":"Comparative evaluation of memory technologies for synaptic crossbar arrays – part i: Robustness-driven device-circuit co-design and system implications,","venue":null,"work_id":"ab6563ae-ca97-46bd-ac2a-02dee0d24dc4","year":null},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.830760Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:05700f19a952b2884f7e9ec4c4046145be04f7eae6940a7b175d895e92eca99f","observation_id":"438a3376-2a72-463e-9c4c-b33de9401453","resolution":{"observed_at":"2026-08-07T11:57:47.871478Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:47.824829Z","title":"Modeling and circuit analysis of interconnects with tas2 barrier/liner,","venue":null,"work_id":"665d8d44-e8e9-4379-adde-aae6faa11506","year":2021},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.855829Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:c4c4fe18f12296a19fa6365a92e023ef1f77296feb6e5d0dffe666481d02ea5f","observation_id":"8ccb9271-c6f9-416e-840e-385def08a216","resolution":{"observed_at":"2026-08-07T11:57:47.834533Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2307.04261","last_updated":"2024-08-13T20:10:38Z","snapshot_observed_at":"2026-08-05T09:46:55.504347Z","submitted_at":"2023-07-09T20:29:02Z","title":"Comparative Evaluation of Memory Technologies for Synaptic Crossbar Arrays -- Part I: Robustness-driven Device-Circuit Co-Design and System Implications","version":2},"cited_work":{"arxiv_id":"2307.04261","doi":null,"metadata_source":"pith","pith_arxiv_id":"2307.04261","snapshot_observed_at":"2026-08-07T11:57:47.065782Z","title":"Comparative Evaluation of Memory Technologies for Synaptic Crossbar Arrays -- Part I: Robustness-driven Device-Circuit Co-Design and System Implications","venue":"cs.ET","work_id":"625e0106-200f-49e0-8981-012e1062b108","year":2023},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.846757Z"},"links":{"cited_paper":"/paper/2307.04261","citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:b882fbaa13b02d8cea30fb6c2eef9906bc6cc98dbb505674a0f3a635bd97e003","observation_id":"d390667b-f017-40c7-8156-02cf75b98cb7","resolution":{"observed_at":"2026-08-07T11:57:47.077548Z","resolver_source":"local_arxiv","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:47.747545Z","title":"Dnn+neurosim: An end- to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies,","venue":null,"work_id":"08d8b510-f7ad-4058-af31-1b4f10d03504","year":2019},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.877971Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:189393a2362cc14a6bf97fc663665e928d18c4a3aced7d4e0ec5afccae654ad4","observation_id":"4be128a6-e4d5-40be-9a21-9cd4c8d6fbdb","resolution":{"observed_at":"2026-08-07T11:57:47.760182Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:47.787028Z","title":"Interconnect performance and scaling strategy at 7 nm node,","venue":null,"work_id":"a7a3df94-f3d0-4db7-8a29-0002c44c80a3","year":2014},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.868016Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:b7659a80904521a49f389706f26bfebe83e33b2f8d9184d533c1aa7dff276a94","observation_id":"0b3f7ee5-c0dc-4bde-802d-d36f0a25d899","resolution":{"observed_at":"2026-08-07T11:57:47.797139Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:47.710552Z","title":"TernaryBERT: Distillation-aware ultra-low bit BERT,","venue":null,"work_id":"24ecfbbe-acab-4190-8c42-d8223ef6b57f","year":2020},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.888614Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:cb4c955dae1cda37a117c14e3a485c4adba7b514085a55c9621e15e531ba135f","observation_id":"17744cf9-0425-4b50-8bc0-9ec26e1c40e1","resolution":{"observed_at":"2026-08-07T11:57:47.722215Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:57:47.667323Z","title":"Available: https://aclanthology.org/2020.emnlp-main.37/","venue":null,"work_id":"750bb262-ec08-4d80-a805-5949b62d29e9","year":2020},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":521,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:46.899261Z"},"links":{"citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:dd6923423dcd2e322158dd632eb62b898c40a804b9823a5d36bbf7bef98ab0aa","observation_id":"1b5be39a-5636-4846-949c-46bf1ac4c993","resolution":{"observed_at":"2026-08-07T11:57:47.674274Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2408.13617","last_updated":"2024-08-24T16:10:33Z","snapshot_observed_at":"2026-08-09T06:35:40.680060Z","submitted_at":"2024-08-24T16:10:33Z","title":"SiTe CiM: Signed Ternary Computing-in-Memory for Ultra-Low Precision Deep Neural Networks","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.13617","snapshot_observed_at":"2026-08-07T11:57:45.925750Z","title":"Available: https://arxiv.org/abs/2408.13617","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs","version":1},"reference_index":2024,"source":"pdf_text","source_observed_at":"2026-08-07T11:57:45.925750Z"},"links":{"cited_paper":"/paper/2408.13617","citing_paper":"/paper/2506.01140"},"observation_digest":"sha256:9fefc11f8f027525d555e05b94e4f9f6e1c0d0bbebb789f7da01516a3e2e7c02","observation_id":"7de678e9-b426-4cae-a762-478ffff77f3d","resolution":{"observed_at":"2026-08-07T11:57:45.925750Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2506.01140","last_updated":"2025-06-01T19:49:01Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-08T05:40:04.869075Z","submitted_at":"2025-06-01T19:49:01Z","title":"ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs"},"reference_resolution":{"displayed":46,"state_counts":{"malformed_identifier":0,"metadata_mismatch":2,"parse_uncertain":0,"unresolved":9,"verified_exact":3,"verified_fuzzy":32},"total_outbound_references":46},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 46 of 46 outbound references and 0 inbound Pith citation observations for arXiv:2506.01140."}