{"as_of":"2026-08-23T14:35:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:d6ed58988baabeaa0df08cd30c5400d021f4458325aa15d15d7a7a1192a818e6","coverage":[{"denominator":45,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":45,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T11:16:43.526221Z","state":"measured"},{"denominator":46,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":46,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-23T06:30:58.430688+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-04T16:31:32.400161Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2506.02929","snapshot_observed_at":"2026-08-04T16:31:32.400161Z","title":"Large processor chip model.arXiv preprint arXiv:2506.02929, 2025","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.13557","last_updated":"2026-05-30T18:21:39Z","snapshot_observed_at":"2026-08-16T13:44:23.820672Z","submitted_at":"2025-09-16T21:52:04Z","title":"MACO: A Multi-Agent LLM Framework for Automated CGRA Hardware/Software Co-Design","version":7},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-04T16:31:32.400161Z"},"links":{"cited_paper":"/paper/2506.02929","citing_paper":"/paper/2509.13557"},"observation_digest":"sha256:2d7cc9461d978dcc5b86252d2f2f43a881c64196106d67cef02c91039958561c","observation_id":"70a867f6-9ee8-422b-8afe-a8f6b2dd9647","resolution":{"observed_at":"2026-08-04T16:31:32.400161Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2506.02929/citation-record","integrity":"/paper/2506.02929/integrity","json":"/paper/2506.02929/citation-record.json","paper":"/paper/2506.02929"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:49.847100Z","title":"A new golden age for computer architecture","venue":null,"work_id":"791c3056-4a00-42fc-ad05-b1f3f3f1cfbb","year":2019},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:39.024265Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:316b8ba1ce02cedda1b040e3821ebd5a6f29304796fbbbab90d59ee2d3cae89b","observation_id":"4952442d-5b35-4c7d-967a-826b9e8fb901","resolution":{"observed_at":"2026-08-07T11:16:49.909558Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:49.516471Z","title":"Dagon: Technology binding and local optimization by dag matching","venue":null,"work_id":"922adff0-0de6-4c07-9c18-0ba5f1b5f785","year":1984},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:39.187122Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:b2f8fe64ec3c9e075e0e09720f8b235337e88ebd93745704f45630396e4b1ce0","observation_id":"2033b638-70ab-40c4-814a-f954a94de50b","resolution":{"observed_at":"2026-08-07T11:16:49.598050Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2311.00176","last_updated":"2024-04-04T20:18:57Z","snapshot_observed_at":"2026-08-19T22:56:40.589361Z","submitted_at":"2023-10-31T22:35:58Z","title":"ChipNeMo: Domain-Adapted LLMs for Chip Design","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2311.00176","snapshot_observed_at":"2026-08-07T11:16:39.900583Z","title":"Chipnemo: Domain-adapted llms for chip design","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:39.900583Z"},"links":{"cited_paper":"/paper/2311.00176","citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:63901cf0bbd6af33c6adb63fc85350602cfb19d669835e36a8b47abfb4c74579","observation_id":"1efcae57-5a48-4b53-8288-8174b3c25b30","resolution":{"observed_at":"2026-08-07T11:16:39.900583Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:48.564214Z","title":"Divide-and-conquer approach for multi-phase statistical migration for source code (t)","venue":null,"work_id":"59845280-d1ac-4aa3-a575-f5bb5f715517","year":2015},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:40.102285Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:8fd4cc4f0a7b5cc09fc4587990b1f115e3ae4843989f102d5d1b87a8d239ac93","observation_id":"51d3019d-ba4d-4e79-918d-08e6ac28b821","resolution":{"observed_at":"2026-08-07T11:16:48.647487Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2310.06530","last_updated":"2023-11-28T19:09:54Z","snapshot_observed_at":"2026-08-16T14:53:29.385732Z","submitted_at":"2023-10-10T11:22:30Z","title":"Refining Decompiled C Code with Large Language Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2310.06530","snapshot_observed_at":"2026-08-07T11:16:40.600977Z","title":"Refining decompiled c code with large language models","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:40.600977Z"},"links":{"cited_paper":"/paper/2310.06530","citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:e3e2761b9ee929047f175530721dab1914a236064393cdd41d0151b1ceee37a2","observation_id":"35c4a4eb-7d19-4ca9-848d-6e2ada459473","resolution":{"observed_at":"2026-08-07T11:16:40.600977Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:48.242499Z","title":"03152 44 Jiang N, Becker D U, Michelogiannakis G, et al","venue":null,"work_id":"cd4b0a01-b137-4403-93a8-d2aad0751a70","year":2007},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:40.728523Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:150455bf644befdd6fe19a2c554f9722a140f7bac3fe841b6c54b6e6b7dddf1d","observation_id":"e6940d76-e795-4789-bd95-70759568382d","resolution":{"observed_at":"2026-08-07T11:16:48.325669Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:47.580271Z","title":"Simulated annealing","venue":null,"work_id":"36a8ae22-84d2-496d-9aa5-34915aa309d5","year":1987},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:41.574266Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:9b0fe701b37906c3930af2e3b6f61fccd449a5cb060567af2f73cea72b76d88a","observation_id":"0323a472-4c15-4190-9877-2320cf600cfd","resolution":{"observed_at":"2026-08-07T11:16:47.659559Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:47.237996Z","title":"A High-accurate Multi-objective Exploration Framework for Design Space of CPU","venue":null,"work_id":"42e10e18-1490-4af1-9afc-2efe664f59bd","year":2023},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:41.702345Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:94b9bc5a1174b1b9a3feeb7a31a43f25e983f797eda3f613641b527b6b30c52a","observation_id":"0186b98f-e710-459a-b8e6-64d1b9060946","resolution":{"observed_at":"2026-08-07T11:16:47.328264Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:47.045315Z","title":"Accurate and efficient regression modeling for microarchitectural performance and power prediction","venue":null,"work_id":"e7f26ecc-25cb-47f5-b236-401d57ed8fe4","year":2006},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:41.784156Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:daef26739c521923ffe1921c66288f64367d69b7ba2875b82474b562329d1376","observation_id":"4477f2a6-d206-4abe-af0f-5e0d934c315f","resolution":{"observed_at":"2026-08-07T11:16:47.132629Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:46.868456Z","title":"ArchRanker: A ranking approach to design space exploration","venue":null,"work_id":"513a72c1-e981-4f8b-bc44-6901938fa733","year":2014},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:41.874227Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:eba39583cf5639cb13b583232053f20e8bd7a406e17f6c5c5b1cf6cd3b08bb80","observation_id":"35102492-30b8-4151-bdae-f25b84ebdc8d","resolution":{"observed_at":"2026-08-07T11:16:46.956774Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:46.653605Z","title":"McPAT-Calib: A RISC-V BOOM Microarchitecture Power Modeling Framework","venue":null,"work_id":"b498151b-1ae1-43e8-a636-cd9b52c3af52","year":2023},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:42.055988Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:1757d2917d125111525fd1c528766a7d0f813dd8944da97954fc665b7e8c67c6","observation_id":"e1bee1d5-79c1-4c0a-b678-5430dc6483cb","resolution":{"observed_at":"2026-08-07T11:16:46.744348Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:46.264836Z","title":"Cross-program design space exploration by ensemble transfer learning","venue":null,"work_id":"55f0fb7e-0202-459b-9fe8-ccf4d75b6730","year":2017},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:42.260240Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:8a986334faafda1a6120a31331d8953995f1e41aed3c0217ed54a657f1d4c8d3","observation_id":"9a1d2670-e0a5-4b23-9734-90125c2fe262","resolution":{"observed_at":"2026-08-07T11:16:46.345185Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:45.920069Z","title":"A transfer learning framework for high-accurate cross-workload design space exploration of cpu","venue":null,"work_id":"f14d9b72-0e79-43bc-83c3-532428995055","year":2023},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:42.440634Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:a16bed279a1aa6f97a483671d0d3651e20bdb01fd8c51417bd353cdc58ce9f08","observation_id":"ffd23136-ff41-49d3-830c-498266d8407f","resolution":{"observed_at":"2026-08-07T11:16:45.998171Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:45.670622Z","title":"Meta-model Assisted Optimization for Design Space Exploration of Multi-Processor Systems-on-Chip","venue":null,"work_id":"51fd5a70-5e73-48b5-8e4e-f77013b7caf1","year":2009},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:42.521223Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:49f346cd120cad52e31b6d316bd4859d0fa32eb25d586b2e100504020395159e","observation_id":"97752ecd-190f-4457-a730-29ab1473f0a0","resolution":{"observed_at":"2026-08-07T11:16:45.777612Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:45.418292Z","title":"Multi-processor system-on-chip Design Space Exploration based on multi-level modeling techniques","venue":null,"work_id":"9350e996-597f-422b-af5c-d764689994de","year":2009},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:42.586462Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:efcdbadb0167fae9ba22f66ab23c9f9c7b0e3af10835930cdab931be6d9a54ed","observation_id":"ce1777a7-b22b-401d-9695-17d7c9b2deab","resolution":{"observed_at":"2026-08-07T11:16:45.539934Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:45.182839Z","title":"Design-Space Exploration and Runtime Resource Management for Multicores","venue":null,"work_id":"8cc92185-c6e9-44ee-92ee-ce72ddb49b63","year":2013},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:42.651092Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:a411095922557a1007efbcfa3bdfe2bcc7e72085348c6c563292a330e1a11a6e","observation_id":"d80d07dc-cd27-490a-a726-7d50c27a9957","resolution":{"observed_at":"2026-08-07T11:16:45.278545Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:44.624176Z","title":"OSCAR: An Optimization Methodology Exploiting Spatial Correlation in Multicore Design Spaces","venue":null,"work_id":"cc54fdfe-0150-48ff-8ba1-8e266fb99086","year":2012},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:42.873194Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:5a220ac1041638911aeb08e48d6e0b6d1305be2eef41929104a7e758bc245a23","observation_id":"59f8e148-8679-4622-b0f4-e7ab2923b639","resolution":{"observed_at":"2026-08-07T11:16:44.703351Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:44.460124Z","title":"Polysa: Polyhedral-based systolic array auto-compilation","venue":null,"work_id":"0e4e5621-6ed3-45f6-9417-4a75dc74b90a","year":2018},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:42.964424Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:a6582a3abbf30944b47a9649168c04623dc83e23f432e7896ab2c4b8a5e65c2c","observation_id":"62c6605e-f9b2-4429-8735-969f5fc32e9b","resolution":{"observed_at":"2026-08-07T11:16:44.549371Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:44.307262Z","title":"Autosa: A polyhedral compiler for high-performance systolic arrays on fpga","venue":null,"work_id":"6ec18bc2-5cc7-47dc-87a3-9559dbda74fe","year":2021},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:43.032025Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:1ecb0e16ff01aacbec553549dad8dcaa98a8a97ed2912c37ce8e56c395420de6","observation_id":"a10bd3bc-721a-4ca1-b1f2-54b51487772b","resolution":{"observed_at":"2026-08-07T11:16:44.390960Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:44.115118Z","title":"Aladdin: A pre-rtl, power-performance accelerator simulator enabling large design space exploration of customized architectures","venue":null,"work_id":"ee77cf18-a086-40c2-b09d-9e4e32fa8f7e","year":2014},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:43.107310Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:a4715ce383cb81ebdb01afe74f23f3d318b593570a0d27dc1aaa19a3d54eedfe","observation_id":"a8460e10-8da9-4eca-8dca-e0a39bf8ecbe","resolution":{"observed_at":"2026-08-07T11:16:44.187472Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:43.170716Z","title":"URL https://doi.org/10.1109/MLCAD58807.2023.10299874 87 Thakur S, Blocklove J, Pearce H, et al","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:43.170716Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:d5b273fedf9e1eee42d9344eae598c139a98245f88d70a7e751bbfbce6d2d400","observation_id":"0dca02c5-1c6d-45a4-8114-172671b8896e","resolution":{"observed_at":"2026-08-07T11:16:43.170716Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:47.914068Z","title":"Co-designing accelerators and soc interfaces using gem5-aladdin","venue":null,"work_id":"eb305043-ca30-4f78-9806-7634691360c8","year":2016},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:41.223371Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:5e02aa8906004bc6b02ebd4dc4eb9337f0749cfe461a43acac55d045e84547e9","observation_id":"ceb51950-3fe7-46c0-a3c3-e23d1a137490","resolution":{"observed_at":"2026-08-07T11:16:48.018249Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:43.251774Z","title":"URL https://doi.org/10.23919/DATE56975.2023.10137086 91 Liu M, Pinckney N R, Khailany B, et al","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:43.251774Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:7205dcb5d181ca0983b89a82de154f0caa21191b5367972858e25b5e8f6b616a","observation_id":"cca114fa-e0e2-4ad7-a104-baf881aa16f8","resolution":{"observed_at":"2026-08-07T11:16:43.251774Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:43.340163Z","title":"URL https://doi.org/10.1109/ICCAD57390.2023.10323812 92 Nadimi B, Zheng H","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:43.340163Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:56faf6451a07f412dadf9d46f31965feecd83f17966c9bd80e51c2aac1c911e2","observation_id":"94f066f3-278f-4544-b315-70632e3a5e39","resolution":{"observed_at":"2026-08-07T11:16:43.340163Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:43.428149Z","title":"URL https://doi.org/10.1109/ASP-DAC58780.2024.10473904 95 Wu P, Guo N, Xiao X, et al","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:43.428149Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:4f15aa4deeb1173a066da3fb37b338dbc0f0c3249c6e631853b81dfd62a9ebbc","observation_id":"80562452-0a8a-48ce-a537-d3a08613751d","resolution":{"observed_at":"2026-08-07T11:16:43.428149Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2412.07822","last_updated":"2024-12-10T21:53:55Z","snapshot_observed_at":"2026-08-18T10:36:03.059650Z","submitted_at":"2024-12-10T21:53:55Z","title":"MAGE: A Multi-Agent Engine for Automated RTL Code Generation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2412.07822","snapshot_observed_at":"2026-08-07T11:16:43.526221Z","title":"URL https://doi.org/10.1609/aaai.v39i1.32007 98 Zhao Y, Zhang H, Huang H, et al","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:43.526221Z"},"links":{"cited_paper":"/paper/2412.07822","citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:05671751231df705513b458c430da0192c7b8ce545f233d13910705c4e207967","observation_id":"6d2423c5-1d50-40f7-9950-e7d36abd573f","resolution":{"observed_at":"2026-08-07T11:16:43.526221Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:49.378792Z","title":"Boils: Bayesian optimisation for logic synthesis","venue":null,"work_id":"cac448c1-ea60-48a5-ad9a-4e1c434ca673","year":2022},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":1987,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:39.287808Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:7d59d62f130b709478ac24db4f897d71f84264fd548ac46a137b43a628f4198d","observation_id":"4036a7c5-afb7-4dd8-a090-40f905a4f0c0","resolution":{"observed_at":"2026-08-07T11:16:49.450116Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:49.036780Z","title":"Toward an open-source digital flow: First learnings from the openroad project","venue":null,"work_id":"1325aef2-3770-414b-ae6d-68c1b62b0841","year":2019},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":1988,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:39.516214Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:208210109dd1793172ac01b081b8a704cc7b82caa775fbc1af6aec098a19b0bf","observation_id":"6fe7c5a6-7cb9-4dfd-866c-cc6672bb8bf8","resolution":{"observed_at":"2026-08-07T11:16:49.114728Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:47.403996Z","title":"Efficient design space exploration via statistical sampling and adaboost learning","venue":null,"work_id":"f23521bd-184c-4817-b8cf-d73e15401ed2","year":2016},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":2006,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:41.640340Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:34df30cf13a631f95a1772091b3853617c8b2628f66a0d12394ecb19f8c7b848","observation_id":"da145592-5beb-4d70-8a63-a4d7e927640a","resolution":{"observed_at":"2026-08-07T11:16:47.488013Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:49.671162Z","title":"Machine-learning based simulated annealer method for high level synthesis design space explo- ration","venue":null,"work_id":"d0bc4ff6-8a3d-44e1-be5c-0131982928f6","year":2014},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":2009,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:39.099202Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:838ca9cf30b11213b86dc53fb648ec85cb7d79d10a2290b41b3ad9c9c0b6b9d1","observation_id":"ab5a6142-a4ee-4035-b955-804655a6200f","resolution":{"observed_at":"2026-08-07T11:16:49.767955Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:44.810059Z","title":"An Efficient Design Space Exploration Methodology for Multi-Cluster VLIW Sci China Inf Sci 32 Architectures based on Artificial Neural Networks","venue":null,"work_id":"32c99ac9-3e2b-4202-aab3-469500ed68f3","year":2008},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":2010,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:42.781370Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:dcdfdb1c98e60c441d9d9ced047cd45a9c069feba29f7c93f7913311aaff2dab","observation_id":"470f59a3-7dd5-4d08-bcd8-7ed6949b908f","resolution":{"observed_at":"2026-08-07T11:16:44.882628Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:48.729099Z","title":"Improving performance estimation for fpga-based accelerators for convolutional neural networks","venue":null,"work_id":"e78b0510-eed4-4485-97b8-a55e9f970a3e","year":2020},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":2012,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:39.737085Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:a8f524b72293b30ce0310d2e6321a2dd0fc41e4a3639c2ed165ef330285daae1","observation_id":"07300cf6-ed63-4c01-b237-818ef3181003","resolution":{"observed_at":"2026-08-07T11:16:48.801624Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:48.079437Z","title":"Qemu, a fast and portable dynamic translator","venue":null,"work_id":"17836fce-0773-4fcb-aa4c-00ab924d931f","year":2005},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":2013,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:40.890592Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:25336129eb2703e8aebf9fd2c27d28446cf71014682040eb5b5356f7366808aa","observation_id":"2f8b5102-c0d6-40b5-a409-ddf1874422d7","resolution":{"observed_at":"2026-08-07T11:16:48.152341Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2410.18368","last_updated":"2025-08-14T03:32:45Z","snapshot_observed_at":"2026-08-16T18:08:44.021709Z","submitted_at":"2024-10-24T02:20:17Z","title":"Multi-objective Optimization in CPU Design Space Exploration: Attention is All You Need","version":2},"cited_work":{"arxiv_id":"2410.18368","doi":null,"metadata_source":"pith","pith_arxiv_id":"2410.18368","snapshot_observed_at":"2026-08-07T11:16:43.924868Z","title":"Multi-objective Optimization in CPU Design Space Exploration: Attention is All You Need","venue":"cs.LG","work_id":"2018455e-3037-40e9-a452-ffda576e7423","year":2024},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":2014,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:41.964790Z"},"links":{"cited_paper":"/paper/2410.18368","citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:db55d1489af83e90e6cf9da6b565adebda6b007112c494a6a6626057137002a1","observation_id":"2745c208-6970-49ef-acbc-486debb17b1a","resolution":{"observed_at":"2026-08-07T11:16:43.990653Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:44.987634Z","title":"Multicube Explorer: An Open Source Framework for Design Space Exploration of Chip Multi-Processors","venue":null,"work_id":"4b412c3f-deef-4ba2-8468-d984e5bb8f7c","year":2010},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":2015,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:42.715373Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:da855826e726ae68cb401fde13d6359cbb73cc231222e7f4d71f482be51b9b2a","observation_id":"1bd56e34-81a4-493d-8f76-d78d50f9d839","resolution":{"observed_at":"2026-08-07T11:16:45.089316Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:47.749516Z","title":"System level hardware/software partitioning based on simulated annealing and tabu search","venue":null,"work_id":"f1a76292-37e3-4205-a621-8583935a229f","year":1997},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":2016,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:41.402506Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:97223fcb674e2c725eb849423201138f52c1ea83f9cf389fb2eaaab5e86ed80c","observation_id":"22e1fb72-11a6-4a98-a65b-b7f12f61cc61","resolution":{"observed_at":"2026-08-07T11:16:47.832291Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:46.088271Z","title":"Generative and multi-phase learning for computer systems optimization","venue":null,"work_id":"153be943-d2fd-4312-9952-7793633cee3f","year":2019},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":2017,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:42.368580Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:6a490cd4fc0ad274e4cdea1e1f98abdf446acab7e88654448e4a16dbb72d6135","observation_id":"db459ea2-1e5f-464d-af8f-8cdf328ba438","resolution":{"observed_at":"2026-08-07T11:16:46.171524Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:48.393272Z","title":"Codebert: A pre-trained model for programming and natural languages, 2020 31 Wang Y, Wang W, Joty S, et al","venue":null,"work_id":"059a5716-bb04-48d3-a1b0-f1b964d7af05","year":2020},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":2018,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:40.234679Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:c68b10c38d94dbb69e7c6fbeb78d7a89a64bba70dafdf2014646dc9ab42ee29f","observation_id":"8ee7ec07-bba4-4bff-bdbf-a7368c766fd0","resolution":{"observed_at":"2026-08-07T11:16:48.472507Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:48.872584Z","title":"Machine learning predictive modelling high-level synthesis design space exploration","venue":null,"work_id":"64ce315c-0312-4379-a06e-ed97623fd312","year":2012},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":2019,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:39.659605Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:dde90da1051cef0fec92f1d4bd2248e5fcdb5912614e4752bebea52d3b9e9a83","observation_id":"93a4eb69-b33b-4389-a03a-1e350b08548c","resolution":{"observed_at":"2026-08-07T11:16:48.949707Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2004.10746","last_updated":"2020-04-22T17:56:07Z","snapshot_observed_at":"2026-08-10T07:39:19.641872Z","submitted_at":"2020-04-22T17:56:07Z","title":"Chip Placement with Deep Reinforcement Learning","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2004.10746","snapshot_observed_at":"2026-08-07T11:16:39.817119Z","title":"Chip placement with deep reinforcement learning","venue":null,"work_id":null,"year":2004},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":2020,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:39.817119Z"},"links":{"cited_paper":"/paper/2004.10746","citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:edfab515afaf24c93ad984f49699e45f8f946158905f5941b39f9249d03c540e","observation_id":"71e3f2e7-f958-41fc-827c-003a25d87332","resolution":{"observed_at":"2026-08-07T11:16:39.817119Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2108.07639","last_updated":"2022-12-16T11:21:46Z","snapshot_observed_at":"2026-08-16T18:02:43.841069Z","submitted_at":"2021-08-17T14:11:15Z","title":"Learning C to x86 Translation: An Experiment in Neural Compilation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2108.07639","snapshot_observed_at":"2026-08-07T11:16:40.434809Z","title":"Learning c to x86 translation: An experiment in neural compilation","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":2021,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:40.434809Z"},"links":{"cited_paper":"/paper/2108.07639","citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:0a98816b9d435078e515613365fb688044405da2978a49bb38fb995bb2341f64","observation_id":"79acd4d4-4e9b-4df9-bfdb-77c7737a2464","resolution":{"observed_at":"2026-08-07T11:16:40.434809Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:49.199154Z","title":"Replace: Advancing solution quality and routability validation in global placement","venue":null,"work_id":"0e52f6c2-4a5a-44d0-aec7-063b0d74447d","year":2018},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":2022,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:39.388740Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:903e50ad329cee766264eda9288f33f855aab923e5c3c2c5f8bb457a31ae59a2","observation_id":"b1b3095f-4246-4396-92c1-779830c7fe21","resolution":{"observed_at":"2026-08-07T11:16:49.286603Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:46.447724Z","title":"Efficient design space exploration by knowledge transfer","venue":null,"work_id":"58e5913d-3fd7-4957-a037-67a582f062bb","year":2016},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":2023,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:42.150975Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:961621b464365df232129ca209d70125765b6ac56a545c283fef19a2832909ee","observation_id":"9bb6afa4-4075-43b4-9a44-d4407d46b8dc","resolution":{"observed_at":"2026-08-07T11:16:46.540864Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T11:16:40.006065Z","title":"Chateda: A large language model powered autonomous agent for eda","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":2024,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:40.006065Z"},"links":{"citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:4d90fc2be6eba2b10c26c0ffc41ab666dbd4ab290bb6fad59a4e89d526f80ff2","observation_id":"5a24b38c-d34a-4a90-8010-7af29be36edc","resolution":{"observed_at":"2026-08-07T11:16:40.006065Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2412.19437","last_updated":"2025-02-18T17:26:38Z","snapshot_observed_at":"2026-08-18T18:18:37.449517Z","submitted_at":"2024-12-27T04:03:16Z","title":"DeepSeek-V3 Technical Report","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2412.19437","snapshot_observed_at":"2026-08-07T11:16:41.029803Z","title":"3d gaussian splatting for real-time radiance field rendering","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model","version":1},"reference_index":2025,"source":"pdf_text","source_observed_at":"2026-08-07T11:16:41.029803Z"},"links":{"cited_paper":"/paper/2412.19437","citing_paper":"/paper/2506.02929"},"observation_digest":"sha256:146985528fc3bcf9fbcf40a30c80fded6d35057677f92c4c1c58e959679546ec","observation_id":"cd7f13fb-ae3b-4f71-b4e5-e69b1e60aaf6","resolution":{"observed_at":"2026-08-07T11:16:41.029803Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2506.02929","last_updated":"2025-06-03T14:30:52Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-19T07:36:10.789989Z","submitted_at":"2025-06-03T14:30:52Z","title":"Large Processor Chip Model"},"reference_resolution":{"displayed":45,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":11,"verified_exact":1,"verified_fuzzy":33},"total_outbound_references":45},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"thesis":"As of 23 August 2026, this Paper Citation Record lists 45 of 45 outbound references and 1 inbound Pith citation observation for arXiv:2506.02929."}