{"as_of":"2026-08-09T20:59:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:73be392e1bb74f365aad3f0fd60c0f83d4a6cc591c9a7f48394104019ff506d6","coverage":[{"denominator":59,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":59,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T05:43:47.131973Z","state":"measured"},{"denominator":60,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":60,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-05-10T11:43:44.174797Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-10T11:45:21.407360Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"cited_work":{"arxiv_id":"2506.07239","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2506.07239","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Veriloc: Line-of-code level prediction of hardware design quality from verilog code","venue":null,"work_id":"e3ab0134-c635-47fb-aa0a-07b08d816a13","year":2025},"citing_paper":{"arxiv_id":"2604.15375","last_updated":"2026-04-15T19:25:57Z","snapshot_observed_at":"2026-07-30T15:32:05.926749Z","submitted_at":"2026-04-15T19:25:57Z","title":"VeriCWEty: Embedding enabled Line-Level CWE Detection in Verilog","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-05-10T11:43:44.174797Z"},"links":{"cited_paper":"/paper/2506.07239","citing_paper":"/paper/2604.15375"},"observation_digest":"sha256:c337b0cc33ed18d1b7e6c098fa50e4bf60c9eec8a506cab26e2b9ed0bbe3aed6","observation_id":"60820d40-6652-4913-a2d9-8370a89a86e4","resolution":{"observed_at":"2026-05-10T11:45:21.410136Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2506.07239/citation-record","integrity":"/paper/2506.07239/integrity","json":"/paper/2506.07239/citation-record.json","paper":"/paper/2506.07239"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"9329.36556","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:48.278664Z","title":"Annotating slack directly on your verilog: Fine-grained rtl timing evaluation for early optimization,","venue":null,"work_id":"b5659f56-0dc5-4ef3-a744-db5e2c1511e1","year":2024},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:38.528239Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:20901e4a2cdf4714d4844315de09d63f3a2fad1e8a2bb62f03bcfb56e0689315","observation_id":"ca9604e5-89a3-46ea-be12-ce10b1d8fbae","resolution":{"observed_at":"2026-08-07T05:43:48.387800Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:44:00.527661Z","title":"Applying gnns to timing estimation at rtl : (invited paper),","venue":null,"work_id":"4bcd783e-ee2d-42f1-b298-06d5a8934004","year":2022},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:38.634737Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:dcb2d9cde3bddf9d6c7924f28daf8d3596b6e59d9698142b468a56cc27ca2a8f","observation_id":"c01e3042-2591-4549-8522-fefec9f0779c","resolution":{"observed_at":"2026-08-07T05:44:00.717682Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:44:00.210565Z","title":"Using graph neural networks for timing esti- mations of rtl intermediate representations,","venue":null,"work_id":"afece25c-6df4-4ef8-bf82-c20bdf8be0eb","year":2023},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:38.800211Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:0726a1e78681c6ed48dab7ac25ef9cdb5b8155615ac25023ee4c1f9cdbc6338b","observation_id":"29bf98a8-87be-42d4-a755-a9854b413637","resolution":{"observed_at":"2026-08-07T05:44:00.383102Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:59.913577Z","title":"Masterrtl: A pre-synthesis ppa estimation framework for any rtl design,","venue":null,"work_id":"37eec78f-5dc0-4690-a64c-888c2064ef30","year":2023},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:38.939429Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:90d91ac9cfc697debbd9cbbb47c782a4fe67eb508f5597042b1a666092e11a88","observation_id":"a0839ece-d66f-42d2-abb8-4ef9c0ee9214","resolution":{"observed_at":"2026-08-07T05:44:00.025452Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:59.605752Z","title":"Preplacement net length and timing estimation by customized graph neural network,","venue":null,"work_id":"59d58bf3-de2d-45ac-949b-27b9112562b8","year":2022},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:39.103565Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:b12b6a217576ca97fbbf128fdd7aea5846df1e1bce21fa3fb969868f2e5ad540","observation_id":"c5d7b5cc-e035-4009-8cc2-f88743ef3d90","resolution":{"observed_at":"2026-08-07T05:43:59.752970Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:59.280813Z","title":"Drills: Deep reinforcement learning for logic synthesis,","venue":null,"work_id":"89f848e0-7878-4b98-8937-79ebe5214a75","year":2020},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:39.313125Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:f8b2ccc04d15e080472fcfad6e82eca9b4ea7e6a9b1702190cbf3134d4531e0f","observation_id":"d9b70027-2731-4a7d-ab69-899ff4abd19e","resolution":{"observed_at":"2026-08-07T05:43:59.437704Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:58.936353Z","title":"Exploring logic optimizations with reinforcement learning and graph convolutional network,","venue":null,"work_id":"aa523d64-e0e0-4f47-b380-cd69f74214f7","year":2020},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:39.430420Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:548c0fed6595ae80969b1918826ec32f620c205dff0c4500f989ad623f8cb662","observation_id":"9df7a1df-cc91-48dc-99b9-fa7562dd3563","resolution":{"observed_at":"2026-08-07T05:43:59.075543Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:58.579468Z","title":"Rl-guided runtime-constrained heuristic exploration for logic synthesis,","venue":null,"work_id":"c63b0aa9-5ca8-4005-a23d-daa8a55b740e","year":2021},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:39.502299Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:be112957e9802cdc4a89c63d873437101324e8f9317c91cd924b261b36b31ae7","observation_id":"98368358-6d6b-4d59-b8d4-346aa6949daa","resolution":{"observed_at":"2026-08-07T05:43:58.784232Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:58.214075Z","title":"Bulls-eye: Active few-shot learning guided logic synthesis,","venue":null,"work_id":"645d8b40-a3a2-4dce-86c7-7fd2e45b92b5","year":2023},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:39.584298Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:faace26df8a500441d2107a632cfa0f7b6a0273f39e5261f63021d1c737f6af0","observation_id":"d015317d-9cae-4a20-a01b-60493eb1b23d","resolution":{"observed_at":"2026-08-07T05:43:58.356522Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2401.12205","last_updated":"2024-01-22T18:46:30Z","snapshot_observed_at":"2026-07-06T17:18:56.465394Z","submitted_at":"2024-01-22T18:46:30Z","title":"Retrieval-Guided Reinforcement Learning for Boolean Circuit Minimization","version":1},"cited_work":{"arxiv_id":"2401.12205","doi":null,"metadata_source":"pith","pith_arxiv_id":"2401.12205","snapshot_observed_at":"2026-08-07T05:43:48.006454Z","title":"Retrieval-Guided Reinforcement Learning for Boolean Circuit Minimization","venue":"cs.LG","work_id":"b478e1b3-1758-47c9-b99c-ac992bbe98d3","year":2024},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:39.681846Z"},"links":{"cited_paper":"/paper/2401.12205","citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:7054aa93d9d9afdb3e3c64e42fc41cecd451773c09511dccde125c8f00381d63","observation_id":"8b563af6-9d45-47a5-816e-995250eb23fe","resolution":{"observed_at":"2026-08-07T05:43:48.053257Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2411.00843","last_updated":"2025-02-14T18:35:03Z","snapshot_observed_at":"2026-07-06T19:43:46.557944Z","submitted_at":"2024-10-30T04:20:10Z","title":"The Graph's Apprentice: Teaching an LLM Low Level Knowledge for Circuit Quality Estimation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2411.00843","snapshot_observed_at":"2026-08-07T05:43:39.792235Z","title":"The graph’s apprentice: Teaching an llm low level knowledge for circuit quality estimation,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:39.792235Z"},"links":{"cited_paper":"/paper/2411.00843","citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:6441beb93fbfc26fd8b65677233e6bc1d03b338e280fe3121421adf9139d4330","observation_id":"fa89036a-12d0-4c6a-b0b2-0c95755b4fc3","resolution":{"observed_at":"2026-08-07T05:43:39.792235Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2505.02168","last_updated":"2025-05-04T16:18:57Z","snapshot_observed_at":"2026-08-07T15:56:36.682905Z","submitted_at":"2025-05-04T16:18:57Z","title":"CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2505.02168","snapshot_observed_at":"2026-08-07T05:43:39.926269Z","title":"Circuitfusion: Multimodal circuit representation learning for agile chip design,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:39.926269Z"},"links":{"cited_paper":"/paper/2505.02168","citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:b5d8cbe9331a5eac67122f19b1848cd2140e109e0bd30d71e6f04ffbd668548d","observation_id":"cc9738bb-65f3-4a57-9404-f90b21f8ae76","resolution":{"observed_at":"2026-08-07T05:43:39.926269Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:40.243901Z","title":"Rome was not built in a single step: Hierarchical prompting for llm-based chip design,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:40.243901Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:ec21c2b53f6f319c027737d30cae1eca3804766e62a2886560f2530992cb58f0","observation_id":"80b3ae2a-b8c5-4c08-b79e-b779afd0bffb","resolution":{"observed_at":"2026-08-07T05:43:40.243901Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2404.05961","last_updated":"2024-08-21T22:46:05Z","snapshot_observed_at":"2026-08-08T03:53:14.177644Z","submitted_at":"2024-04-09T02:51:05Z","title":"LLM2Vec: Large Language Models Are Secretly Powerful Text Encoders","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2404.05961","snapshot_observed_at":"2026-08-07T05:43:40.436145Z","title":"Llm2vec: Large language models are secretly powerful text encoders,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:40.436145Z"},"links":{"cited_paper":"/paper/2404.05961","citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:92f0dbd9dd80038409d4569119194eadaa0756a8459b29ff2a507ec85d1eb8f2","observation_id":"ab40591d-d683-4c56-bf2c-45a6aee65fe5","resolution":{"observed_at":"2026-08-07T05:43:40.436145Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:57.543962Z","title":"Beyond decoder-only: Large language models can be good encoders for machine translation,","venue":null,"work_id":"c14c4479-8658-4f7a-b335-6312103ab8c3","year":null},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:40.582072Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:049757a90bea6d8b07dd8d265843c1b6da8e0a8b99162a8761c31c72d9c2f5d7","observation_id":"a23c5dfa-1855-4fc8-94f4-4ec6bf34d94b","resolution":{"observed_at":"2026-08-07T05:43:57.726282Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:57.893875Z","title":"Synopsys rtl architect,","venue":null,"work_id":"8a525dad-2dad-4ceb-bfcf-9a90c140760f","year":null},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:40.824616Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:9e0f97fdf7dcaef4607a86f9eb42f891bde9f6bdf78a661077f9042b19dc8859","observation_id":"4f0311ce-df2e-4d65-bf96-0d11cd65038f","resolution":{"observed_at":"2026-08-07T05:43:58.048592Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:57.185139Z","title":"Openabc-d: A large-scale dataset for machine learning guided integrated circuit synthesis,","venue":null,"work_id":"6ea6ad86-26ed-4710-861d-98d1ca591eff","year":2021},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:41.024912Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:e20e3d051f05be4824153049a1cf2b3d6291032f9ff544c28ee00a8f6e013da4","observation_id":"625aa1a7-2edf-46b7-bb82-23797d9db8ef","resolution":{"observed_at":"2026-08-07T05:43:57.337690Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:41.181456Z","title":"Xgboost: A scalable tree boosting system,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:41.181456Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:b142edaf91dbb9b1104ab5ba374996557fbe3e86d4576d4849ade1a41075d0b5","observation_id":"39f2769b-c1d2-4640-9682-0696f5b6b57e","resolution":{"observed_at":"2026-08-07T05:43:41.181456Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:56.801025Z","title":"Lightgbm: a highly efficient gradient boosting decision tree,","venue":null,"work_id":"bb2736cc-a712-4d83-bd33-70b814a7d06b","year":2017},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:41.301350Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:c58c9d770b9905371492640ab9b1bfc7afd4396588aa87c9c6bf988e0064c757","observation_id":"163317fb-3405-4823-90bb-44b5012327aa","resolution":{"observed_at":"2026-08-07T05:43:57.009577Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:56.491868Z","title":null,"venue":null,"work_id":"d76be8a2-8171-4d15-a2bf-1e87e01efe61","year":2011},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:41.471871Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:2c087e1baa2db68f4214b8ae30611734fc6ce1aa3cb00b313b8425c2c28df0da","observation_id":"e59c3238-001f-4e2c-84cf-599461a6b5a4","resolution":{"observed_at":"2026-08-07T05:43:56.639230Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:56.154928Z","title":"A simplr method for routability-driven placement,","venue":null,"work_id":"050af3d6-ec58-4843-bd16-40757ca1eb8a","year":2011},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:41.567857Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:b6ae64a05a3195c251e72bce0f60ae0eaf90f5e03765ab4fd0b2228f8e21a978","observation_id":"ecd99a03-d8b1-46c9-aec6-fdbfd2fef180","resolution":{"observed_at":"2026-08-07T05:43:56.323818Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:55.728142Z","title":"Ripple 2.0: High quality routability-driven placement via global router integration,","venue":null,"work_id":"1ca1ffb9-f690-4ee7-8a53-f0533fb840f2","year":2013},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:41.785600Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:1f78b178bd6425891cc1f6cdd746015c7db8921f69be9be7aaf71f2699374368","observation_id":"6461d995-7aaa-46f2-bb4c-31dc58271bfd","resolution":{"observed_at":"2026-08-07T05:43:55.951619Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:55.345427Z","title":"Optimization of placement solutions for routability,","venue":null,"work_id":"34ca0bbe-2e37-4528-a607-c5f3a9c3099e","year":2013},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:41.897718Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:8f6e28ebec18b3eb0729974e0705386969075facb83d03fa53046de030a9b028","observation_id":"e491e76a-8ff2-4c88-8b96-e696efac6543","resolution":{"observed_at":"2026-08-07T05:43:55.488249Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:55.003913Z","title":"Ntuplace4dr: A detailed-routing-driven placer for mixed-size circuit designs with technology and region constraints,","venue":null,"work_id":"79d5f9a8-941d-4307-9965-fb64751a3e95","year":2018},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:42.072024Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:e88c8b95200415eff4d235c22a3b98871e58d566bffe0dd8f806a0de2dfb43c7","observation_id":"ae8bcd75-0de1-407d-81df-11949cb2d9f6","resolution":{"observed_at":"2026-08-07T05:43:55.181974Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:54.669551Z","title":"Fast and accurate routing demand estimation for efficient routability-driven placement,","venue":null,"work_id":"4afe34e4-7e0f-4f7e-b1b0-f0dcd2270513","year":2007},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:42.248056Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:80aa7ff295fd04915cd3f55f8e887ed1511bfe796d94c57769b514aa1fa6377c","observation_id":"67285d2b-dd54-4156-ac8f-a5fd0b12bc23","resolution":{"observed_at":"2026-08-07T05:43:54.847290Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:54.269063Z","title":"Glare: Global and local wiring aware routability evaluation,","venue":null,"work_id":"6e1bd122-f7f0-41a0-b3fc-3eaab0b1621b","year":2012},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:42.369315Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:c90817f3a29816d37f29c70be59aa4a8db861c74fd603f67cc528def20397d81","observation_id":"9470bb40-7abd-4527-b2e9-45a34e773139","resolution":{"observed_at":"2026-08-07T05:43:54.454382Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:53.896684Z","title":"Ripple: A robust and effective routability-driven placer,","venue":null,"work_id":"08879f74-3a03-4a3e-84d5-ee743272a2e8","year":2013},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:42.509134Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:bb13f2edd2be0fd0530657d5d81f21edc39d2fd869a4db5020819c92fc060c48","observation_id":"38f3b937-f571-4d56-a87e-c5cca332e541","resolution":{"observed_at":"2026-08-07T05:43:54.101049Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:53.581575Z","title":"Routability- driven global placer target on removing global and local congestion for vlsi designs,","venue":null,"work_id":"73c33143-95d9-47b2-b3ef-ea52d6e3b1a2","year":2021},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:42.669187Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:36c875bf9b447c029a1b3f2957b1a7e090d96d409b49df61d4209e43b76c5a79","observation_id":"c5dc98ca-914c-4e87-ac5a-05d299a83137","resolution":{"observed_at":"2026-08-07T05:43:53.749584Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:53.224420Z","title":"Routenet: Routability prediction for mixed-size designs using convolutional neural network,","venue":null,"work_id":"417d447e-d046-48af-a0ab-57a39d6f54cc","year":2018},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:42.793454Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:7d5d22db499191ebfdc98f48f12b77c66bb66114a68c2aba4945541dcb778d74","observation_id":"05fd42cf-fcc7-44a5-8faa-67b4e950e613","resolution":{"observed_at":"2026-08-07T05:43:53.377017Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:52.821236Z","title":"Mitigating distribution shift for congestion optimization in global placement,","venue":null,"work_id":"f2e8939e-3795-40fe-b3da-d943f26c67ae","year":2023},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:42.987853Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:da38519a209e59c4fedb74069e08df34ddb5bd636b4d94dd45655d4e4b89fcae","observation_id":"5e8d71eb-12df-428e-b3ce-6ac7f061ab53","resolution":{"observed_at":"2026-08-07T05:43:53.024176Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:52.539583Z","title":"Versatile multi-stage graph neural network for circuit representation,","venue":null,"work_id":"b3ad6583-2909-4440-a786-05259a7e7f90","year":2022},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:43.118559Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:c9cd4c8a4ca92bf9429f57d52624cad20e3b1565c6f732833df88fc536b6ed06","observation_id":"ce108ff1-35c2-423a-8996-561124c589a8","resolution":{"observed_at":"2026-08-07T05:43:52.673342Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:52.216388Z","title":"Congestionnet: Routing congestion prediction using deep graph neural networks,","venue":null,"work_id":"c6ab4fc0-64c4-4c97-80fd-b4d6ebd3c227","year":2019},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:43.255945Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:f58366ba0522d65fd6dff2900c2a91b5e8f96cba516060c4b957296fd9c8a557","observation_id":"969d8c63-f9ba-4c80-aa00-04fa947fb9eb","resolution":{"observed_at":"2026-08-07T05:43:52.348374Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:43.425134Z","title":"Lhnn: lattice hypergraph neural network for vlsi congestion prediction,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:43.425134Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:baa90bebb6db1a7f2305ce1b659e0da43f304c9bfaecccf520ee0eb30ca1eba3","observation_id":"2f06d7d7-1d64-4ba4-824c-5ec6b3d98d5c","resolution":{"observed_at":"2026-08-07T05:43:43.425134Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:43.568218Z","title":"Generalizable cross-graph embedding for gnn-based congestion prediction,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:43.568218Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:894f272463de39a93b8047f5cc3fa44ef2e82d4333bddfafa411273b9907d06f","observation_id":"561d0abf-2f08-4a5b-8c06-f4e048981020","resolution":{"observed_at":"2026-08-07T05:43:43.568218Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:51.940612Z","title":"Lay-net: Grafting netlist knowledge on layout-based congestion prediction,","venue":null,"work_id":"80540d9d-2091-4b92-874a-764b91f9ed4b","year":2023},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:43.723962Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:a568ffdd190b5b58a8d72751af58aed51dd3fe2873f8727796b80ce4623719d3","observation_id":"edddf0ce-a28d-49b9-8cfd-cb27c9bbf6b0","resolution":{"observed_at":"2026-08-07T05:43:52.057288Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:51.630538Z","title":"Pin accessibility and routing congestion aware DRC hotspot prediction using graph neural network and u-net,","venue":null,"work_id":"0e3ae987-0ccc-464a-8bcf-149c36b1151f","year":2022},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:43.805017Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:82a9acef791c70dd83fcff80e4247ed25bbdb9d5da3be45ccd68692a439d30e8","observation_id":"f5172705-8968-4c14-9bef-b02ae830e02d","resolution":{"observed_at":"2026-08-07T05:43:51.783875Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:43.943475Z","title":"A timing engine inspired graph neural network model for pre-routing slack prediction,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:43.943475Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:ff6d5d40fa1b9ddeb1270ae7f1d01bd860c93c4c495de2ff36f5d991d35eb36e","observation_id":"5102caaa-c69f-4166-836c-b7a87170b3b7","resolution":{"observed_at":"2026-08-07T05:43:43.943475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:51.273132Z","title":"Tf-predictor: Transformer-based prerouting path delay prediction framework,","venue":null,"work_id":"aee5e183-6cc5-4f7a-a8ab-e9d3c8052edb","year":2023},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:44.062459Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:a3b19550c2f2004a9f31283d6222e34ebfa51157ae2fc0b960dee69e70f7c871","observation_id":"d2374753-253e-448b-a45f-b3752e8f8b74","resolution":{"observed_at":"2026-08-07T05:43:51.456217Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2107.03374","last_updated":"2021-07-14T17:16:02Z","snapshot_observed_at":"2026-08-08T11:58:24.516369Z","submitted_at":"2021-07-07T17:41:24Z","title":"Evaluating Large Language Models Trained on Code","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2107.03374","snapshot_observed_at":"2026-08-07T05:43:44.200813Z","title":"Evaluating large language models trained on code,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:44.200813Z"},"links":{"cited_paper":"/paper/2107.03374","citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:35ebb5c83f1cd14040c8257910cdfeecd073394f4e25c4b1920f4f391c30cdb2","observation_id":"40d88bad-3c1e-4093-a89c-048752fe2102","resolution":{"observed_at":"2026-08-07T05:43:44.200813Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:50.948007Z","title":"CodeBERT: A pre-trained model for programming and natural languages,","venue":null,"work_id":"0f240506-2a69-4f12-bbbf-b186f479a593","year":2020},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:44.348759Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:ff5f671a032c3dfb1a582295092b654ecc4f66b66f78ec007fa71b1603c55cd9","observation_id":"ea2d9f03-59de-4262-9dd0-7ee4ce7ddd92","resolution":{"observed_at":"2026-08-07T05:43:51.086503Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:50.672215Z","title":"Graphcode{bert}: Pre-training code representations with data flow,","venue":null,"work_id":"8fcb203e-4bc0-407a-b345-22cdaac2f1e8","year":2021},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:44.525012Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:b2444e445244bedb9247777c3e3c8cd86e0c7145b2675b59a202a5e79fd3b393","observation_id":"18a4aabb-1ff9-4e11-8b42-9197adede3bc","resolution":{"observed_at":"2026-08-07T05:43:50.816697Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:44.679950Z","title":"Inferfix: End-to-end program repair with llms,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:44.679950Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:a27f98ed654e0a176acc292f3b261cd36ebcd3c5a0fa1470d5fd63b6d3e68c9f","observation_id":"d15e69a7-9b48-4253-8334-26c30722dd62","resolution":{"observed_at":"2026-08-07T05:43:44.679950Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:50.385463Z","title":"Enhancing static analysis for practical bug detection: An llm-integrated approach,","venue":null,"work_id":"6e63d347-3e1c-458c-997b-902ac15b9259","year":2024},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:44.866582Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:4fe8d3f6d1956fe0aa527acf88e821cd2b46b73225598c43285a1051645ef0be","observation_id":"cd11d782-d712-4988-84e9-8ed70f28e807","resolution":{"observed_at":"2026-08-07T05:43:50.527287Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2404.10304","last_updated":"2025-05-31T10:23:39Z","snapshot_observed_at":"2026-07-06T18:00:44.208590Z","submitted_at":"2024-04-16T06:20:06Z","title":"LLM-Powered Test Case Generation for Detecting Bugs in Plausible Programs","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2404.10304","snapshot_observed_at":"2026-08-07T05:43:45.021276Z","title":"Llm-powered test case generation for detecting tricky bugs,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:45.021276Z"},"links":{"cited_paper":"/paper/2404.10304","citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:a74c79b3f06e54664a5de4f12f502707d85c417d8057b7f83d896eb41cdfd759","observation_id":"0d461749-b714-4e0a-acb5-bae527446eb8","resolution":{"observed_at":"2026-08-07T05:43:45.021276Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:50.098658Z","title":"Sanitizing large language models in bug detection with data-flow,","venue":null,"work_id":"eb988526-0e39-4fe5-bf6d-717f1f706fd4","year":2024},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:45.206148Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:cf109c31c8a3e64717b85b1451ec4b6e9f43f2aed9faa461922b000a3f125de7","observation_id":"3aecd6ac-9ad6-4ea0-a653-be4207954e27","resolution":{"observed_at":"2026-08-07T05:43:50.258469Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:45.332316Z","title":"Verigen: A large language model for verilog code generation,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:45.332316Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:8874ee5626b4cf508f3669014981e9319c4df55be9614ef23fa27b8059308cb3","observation_id":"1c3ad301-62a9-4c24-bff8-a50355552c6d","resolution":{"observed_at":"2026-08-07T05:43:45.332316Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:49.797654Z","title":"Rtlcoder: Outperforming gpt-3.5 in design rtl generation with our open-source dataset and lightweight solution,","venue":null,"work_id":"3b4e0acb-a7d5-4685-bc15-3c38dc243d1a","year":2024},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:45.491789Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:dd73999444012961ad1f2343c78c418c80497bb93608576653adcd11f23cefe6","observation_id":"8f07c259-ba52-4803-89c9-4c4623854bd6","resolution":{"observed_at":"2026-08-07T05:43:49.954238Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2309.07544","last_updated":"2023-12-10T00:23:04Z","snapshot_observed_at":"2026-08-03T23:24:33.278328Z","submitted_at":"2023-09-14T09:15:34Z","title":"VerilogEval: Evaluating Large Language Models for Verilog Code Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2309.07544","snapshot_observed_at":"2026-08-07T05:43:45.594753Z","title":"Verilogeval: Evaluating large language models for verilog code generation,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:45.594753Z"},"links":{"cited_paper":"/paper/2309.07544","citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:d1f239974f42a6ca7f925f02e8c44cfc3dbfc364a6669cb03afc01894ac0ad42","observation_id":"b89db61c-a286-4337-9599-cdc713bc6500","resolution":{"observed_at":"2026-08-07T05:43:45.594753Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:45.714803Z","title":"Rtllm: An open-source benchmark for design rtl generation with large language model,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:45.714803Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:20434b1805fcdff79cbd980ab2298cbe2c3b4544210640e1ee40eac5866b5c8a","observation_id":"18690668-f321-491f-b41d-112a897f1451","resolution":{"observed_at":"2026-08-07T05:43:45.714803Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.10424","last_updated":"2025-05-11T07:35:24Z","snapshot_observed_at":"2026-08-09T15:55:57.803680Z","submitted_at":"2024-07-15T03:57:20Z","title":"CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.10424","snapshot_observed_at":"2026-08-07T05:43:45.891832Z","title":"Codev: Empowering llms with hdl generation through multi-level summarization,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:45.891832Z"},"links":{"cited_paper":"/paper/2407.10424","citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:43673519cc461cc3c8f51872e5088d6dbbf0c2289397180a7a299f09e5875362","observation_id":"520549f3-3cdb-4526-b9ef-f95cbc7af926","resolution":{"observed_at":"2026-08-07T05:43:45.891832Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:49.452693Z","title":"BetterV: Controlled verilog generation with discriminative guidance,","venue":null,"work_id":"c08504ef-6673-4b5e-8e31-8066724e905f","year":2024},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:46.075843Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:1dff64397decec42095620f1f6a675978db56c6be3f115a846feac1872b244f7","observation_id":"0ebcd8fe-4626-43d9-af93-d80955b6b5c1","resolution":{"observed_at":"2026-08-07T05:43:49.620290Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2409.11414","last_updated":"2024-09-04T09:59:37Z","snapshot_observed_at":"2026-08-03T17:47:44.483939Z","submitted_at":"2024-09-04T09:59:37Z","title":"RTLRewriter: Methodologies for Large Models aided RTL Code Optimization","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.11414","snapshot_observed_at":"2026-08-07T05:43:46.257689Z","title":"Rtlrewriter: Methodologies for large models aided rtl code optimization,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:46.257689Z"},"links":{"cited_paper":"/paper/2409.11414","citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:bcc1f57e7b3ad3382b816231ae938654e763e8ba2db84f2adc917a140004f072","observation_id":"8db082dd-76ef-4d61-a987-ff36c8bf4fee","resolution":{"observed_at":"2026-08-07T05:43:46.257689Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2311.16543","last_updated":"2024-05-20T19:50:06Z","snapshot_observed_at":"2026-08-04T21:40:37.585486Z","submitted_at":"2023-11-28T06:18:54Z","title":"RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2311.16543","snapshot_observed_at":"2026-08-07T05:43:46.420460Z","title":"Rtlfixer: Automatically fixing rtl syntax errors with large language models,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:46.420460Z"},"links":{"cited_paper":"/paper/2311.16543","citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:a4ff76c7d2860c79d125ea31507bf2067bd38c796bb9ccb8f311644e64905efb","observation_id":"f0cfc682-a175-4141-8ba5-2ec547077db0","resolution":{"observed_at":"2026-08-07T05:43:46.420460Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:46.537219Z","title":"Lightgbm: A highly efficient gradient boosting decision tree,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:46.537219Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:988d18c85a5c6357d04293c57abdb1b7f346e3b685e2e5ba29825164b96c3064","observation_id":"9befa78a-8a1f-4089-97eb-aa0905c9e9c9","resolution":{"observed_at":"2026-08-07T05:43:46.537219Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:49.157028Z","title":"When do neural nets outperform boosted trees on tabular data?","venue":null,"work_id":"5fce3eef-3bd8-48bb-8ff1-7022daf1ebed","year":2023},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:46.693377Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:2c37bc9bf1a013290d6bfbf1253f55f9982e3396bc41e671af20c16c2080cdbb","observation_id":"74680d23-a360-4393-a67f-f3ee0a486955","resolution":{"observed_at":"2026-08-07T05:43:49.316707Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:48.835878Z","title":null,"venue":null,"work_id":"cd856229-781d-4bdc-b950-1ba9615af8b4","year":2023},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:46.799649Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:453c2fbf9fbcaa3bbacab1a99519de4f750e8831b3729f8bec8a7986b52e994c","observation_id":"d6b0e4c6-02ba-4bea-a6ad-81f3190c36b4","resolution":{"observed_at":"2026-08-07T05:43:48.998845Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2005.01588","last_updated":"2020-05-04T15:58:09Z","snapshot_observed_at":"2026-07-06T09:17:30.757691Z","submitted_at":"2020-05-04T15:58:09Z","title":"Workshops on Extreme Scale Design Automation (ESDA) Challenges and Opportunities for 2025 and Beyond","version":1},"cited_work":{"arxiv_id":"2005.01588","doi":null,"metadata_source":"pith","pith_arxiv_id":"2005.01588","snapshot_observed_at":"2026-08-07T05:43:47.289321Z","title":"Workshops on Extreme Scale Design Automation (ESDA) Challenges and Opportunities for 2025 and Beyond","venue":"cs.CY","work_id":"9e5df550-4bbe-4c63-8f44-6fa5fe8e8be7","year":2020},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:46.981907Z"},"links":{"cited_paper":"/paper/2005.01588","citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:f01cb3b483fd33d31dcceae8dd91cece3823ec02aef76546d1e0d41b59d8bc1d","observation_id":"decc694c-0748-4d53-b1fc-e1049b1cb1dc","resolution":{"observed_at":"2026-08-07T05:43:47.418464Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:43:48.555604Z","title":"Automated concatenation of embeddings for structured prediction,","venue":null,"work_id":"e934caa3-10a1-43cc-a6e3-fc09b4ffcf3e","year":2021},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:47.131973Z"},"links":{"citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:d1b1c3b61d4a7068f62eecd1ed9d76bd9cb1eb1c5ea9edaa082f8f7155361d55","observation_id":"3bea77e5-33b7-49d5-92c8-1a97e1ed270a","resolution":{"observed_at":"2026-08-07T05:43:48.664969Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2503.06594","last_updated":"2025-06-01T10:36:07Z","snapshot_observed_at":"2026-08-07T17:19:02.821433Z","submitted_at":"2025-03-09T12:54:05Z","title":"Beyond Decoder-only: Large Language Models Can be Good Encoders for Machine Translation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2503.06594","snapshot_observed_at":"2026-08-07T05:43:40.696475Z","title":"Available: https://arxiv.org/abs/2503.06594 10","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code","version":2},"reference_index":2025,"source":"pdf_text","source_observed_at":"2026-08-07T05:43:40.696475Z"},"links":{"cited_paper":"/paper/2503.06594","citing_paper":"/paper/2506.07239"},"observation_digest":"sha256:30a00dc3101bbec5001a2761a14cf77a1eabb3ddfdb9307730e5a430df814adc","observation_id":"0ee97ad5-331a-4129-a39e-8065775dce87","resolution":{"observed_at":"2026-08-07T05:43:40.696475Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2506.07239","last_updated":"2025-06-29T01:51:01Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-09T15:56:09.823625Z","submitted_at":"2025-06-08T17:53:22Z","title":"VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code"},"reference_resolution":{"displayed":59,"state_counts":{"malformed_identifier":0,"metadata_mismatch":1,"parse_uncertain":0,"unresolved":21,"verified_exact":2,"verified_fuzzy":35},"total_outbound_references":59},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 59 of 59 outbound references and 1 inbound Pith citation observation for arXiv:2506.07239."}