{"as_of":"2026-08-14T10:42:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:15081275347cd78d6a1b1f0fbd36d4a5f193a68e8a81c0d152743d4b5fd8127a","coverage":[{"denominator":42,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":42,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T05:07:11.578113Z","state":"measured"},{"denominator":42,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":42,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-14T06:32:32.682623+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2506.08842/citation-record","integrity":"/paper/2506.08842/integrity","json":"/paper/2506.08842/citation-record.json","paper":"/paper/2506.08842"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:12.009240Z","title":"Truenorth: Design and tool flow of a 65 mw 1 million neuron programmable neurosynaptic chip,","venue":null,"work_id":"61d8b608-ce90-4600-87bc-8b1dd900df50","year":2015},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:10.582458Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:a1fe64f90ceb6d46b6d75bf7d2ac2f92bc63dad9591c40812926ca7435d1c95e","observation_id":"afda0a83-7c9e-4389-bec4-e8024fd75538","resolution":{"observed_at":"2026-08-07T05:07:12.012704Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.999260Z","title":"Loihi: A neuromorphic manycore processor with on-chip learning,","venue":null,"work_id":"2b24f8d6-c94e-4580-b9aa-ede3ee0e22dd","year":2018},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:10.696874Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:a79af147b1ef5185eead8cdce5ad054d2f78a5932f52e948df7e6b8425fb66f3","observation_id":"5256863a-ad8f-4b5b-8976-46825229f209","resolution":{"observed_at":"2026-08-07T05:07:12.002821Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.988406Z","title":"S2n2: A fpga accelerator for streaming spiking neural networks,","venue":null,"work_id":"4fa8e6bc-991e-4952-9162-8bb3a44a55dc","year":2021},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:10.821043Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:42c880ac67995b78c76da6c35897dcc4532042d48f4f16b3bd7f673418210638","observation_id":"ba652d5b-8b58-44e2-8d9d-3417bbab1f2b","resolution":{"observed_at":"2026-08-07T05:07:11.992024Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.977550Z","title":"Neurogrid: A mixed-analog-digital multichip system for large-scale neural simulations,","venue":null,"work_id":"84346dfe-0a6a-407c-9c0a-1a1c233d19b7","year":2014},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:10.995461Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:94362b3401f61eb57b91a34d28e8b1d244148688971c2028b1c64a699bd40f41","observation_id":"2a193455-f0dc-4720-83c8-b6b31159ba42","resolution":{"observed_at":"2026-08-07T05:07:11.981044Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.012571Z","title":"Towards artificial general intelligence with hybrid tianjic chip architecture,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.012571Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:84c2b7523a16a8ec17de12dfa06c8542cd78c7cf0dab8211d3e585a0f9693735","observation_id":"f42adea2-5697-430b-a4b4-3711176c8df4","resolution":{"observed_at":"2026-08-07T05:07:11.012571Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.959767Z","title":"An energy-efficient spiking neural network accelerator based on spatio-temporal redundancy reduction,","venue":null,"work_id":"ab74e700-a33f-4d91-a07b-03d89f81aedf","year":2023},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.152534Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:1336c039bfbfffe9e3ccf388f796244e21da92e56fac5d57f0ede57cc6271a6d","observation_id":"d9e4740d-d73f-4c9a-a9c7-9c842ebab6d7","resolution":{"observed_at":"2026-08-07T05:07:11.963095Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.950116Z","title":"Seenn: Towards temporal spiking early exit neural networks,","venue":null,"work_id":"0d4e6558-8159-4fe3-a2d3-c46d0422dfc0","year":2024},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.272076Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:ebe8ddec51f54bdf71cb0605d9d29853bc906d8b17f2be60c603f4448a3ffd05","observation_id":"1f191340-2d98-4796-a79f-63ece324cd2a","resolution":{"observed_at":"2026-08-07T05:07:11.953164Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.939939Z","title":"Unleashing the potential of spik- ing neural networks with dynamic confidence,","venue":null,"work_id":"56dca3a8-83a6-46b6-93a7-cef75d9f334c","year":2023},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.370624Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:edc1586b3aba6cb706b1de886dedd987287f92acdbacb198c169f27922014412","observation_id":"1ba9bab4-e933-4b60-b560-015dbd2c0854","resolution":{"observed_at":"2026-08-07T05:07:11.943693Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.927473Z","title":"Input-aware dynamic timestep spiking neural networks for efficient in-memory computing,","venue":null,"work_id":"5ca92dd9-3f21-4275-8f7e-97f07bf35113","year":2023},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.403316Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:43e5e97745b4c0d8eeb7b875594b62de2e02e6629f4f07bfc11c918437dc055a","observation_id":"8e0ecea5-e1e1-461e-b62c-be21943473a7","resolution":{"observed_at":"2026-08-07T05:07:11.932769Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.916683Z","title":"Topspark: a timestep optimiza- tion methodology for energy-efficient spiking neural networks on au- tonomous mobile agents,","venue":null,"work_id":"685aedcf-0f36-4512-98ba-8761548edf92","year":2023},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.454790Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:93ae84ebcac6cbfd6bdbeb2a6eafb6cc6c471acf37e4dfcc22b310a23aad861d","observation_id":"ab05781a-5f88-4121-97e9-4f52297c4f95","resolution":{"observed_at":"2026-08-07T05:07:11.920484Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.905199Z","title":"Diet-snn: A low-latency spiking neural network with direct input encoding and leakage and threshold optimization,","venue":null,"work_id":"e3837d28-9d97-4e71-9f7f-33952c6ea022","year":2021},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.458462Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:57aaeaf7ef3281e56dacd3c6409e1a5a73af64f08228512333a7cc011467b0cf","observation_id":"1d68b551-4384-4c7e-8c8a-8603121777d2","resolution":{"observed_at":"2026-08-07T05:07:11.908805Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2110.05929","last_updated":"2021-10-01T22:54:59Z","snapshot_observed_at":"2026-08-10T05:38:23.266846Z","submitted_at":"2021-10-01T22:54:59Z","title":"One Timestep is All You Need: Training Spiking Neural Networks with Ultra Low Latency","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2110.05929","snapshot_observed_at":"2026-08-07T05:07:11.461775Z","title":"One timestep is all you need: Training spiking neural networks with ultra low latency,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.461775Z"},"links":{"cited_paper":"/paper/2110.05929","citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:cd47459288dcfab9177ddef93c5a2036fc1946bda11d22befbb3bd98459a9df8","observation_id":"3544fbbc-aced-43a0-88aa-292bef54c0b1","resolution":{"observed_at":"2026-08-07T05:07:11.461775Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.893128Z","title":null,"venue":null,"work_id":"dab071aa-2b44-45d0-afcc-30d16d7ccede","year":2023},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.465467Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:f41ff6eacb08f27e25d9c3368c0fd1360f3b19b1e83325ff708c394de12bcd79","observation_id":"92b09b23-cee9-4b44-8f5f-49373dd2b1b8","resolution":{"observed_at":"2026-08-07T05:07:11.897908Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.881447Z","title":"Spikeconverter: An efficient conversion framework zipping the gap between artificial neural networks and spiking neural networks,","venue":null,"work_id":"ea3cab72-b144-47e5-9f76-dedc0972544d","year":2022},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.469944Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:2326a6e077e53b5d6b90492d3c034afab004e1f26365a7ac19d436a3615ca73c","observation_id":"3c89cc0d-eded-4344-b2bf-c7e8aaeeee1b","resolution":{"observed_at":"2026-08-07T05:07:11.885317Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.869451Z","title":"Differen- tiable spike: Rethinking gradient-descent for training spiking neural networks,","venue":null,"work_id":"a1b16877-568e-470f-be2e-ca8df74c143f","year":2021},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.491729Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:be8a3767686de1ea6f59abf9415aa07f2ce997c5b6acbca36a0b5c5efdf437f2","observation_id":"954337ea-ef75-4d44-b421-eb9181784cce","resolution":{"observed_at":"2026-08-07T05:07:11.873376Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.858116Z","title":"Rethinking the performance comparison between snns and anns,","venue":null,"work_id":"101c6e2b-3ddc-47a1-9ae9-aedeb7f0a657","year":2020},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.495042Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:1ea068610ffa9e5a22545475c51a70a7975da006dc6762ef963172fcbefbbe22","observation_id":"e7db562b-022c-45c0-8a39-1e5a2f5bf0cc","resolution":{"observed_at":"2026-08-07T05:07:11.861754Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.498432Z","title":"Towards spike-based machine intelligence with neuromorphic computing,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.498432Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:85396ec78109887ea7a10232bb37dec157c0529f2d09192f7b8956b4a8217f8b","observation_id":"fa20b879-1c73-4994-99fa-9130ea75f734","resolution":{"observed_at":"2026-08-07T05:07:11.498432Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.501312Z","title":"Parallel time batching: Systolic- array acceleration of sparse spiking neural computation,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.501312Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:57fb2c55ba87675deac9f9d7ddf5feb20fb737a0d183f20afc13ae81ab4d278b","observation_id":"3d73fc6d-0fb5-4b2f-b87d-3b79b96023fc","resolution":{"observed_at":"2026-08-07T05:07:11.501312Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.833107Z","title":"Skydiver: A spiking neural network accelerator exploiting spatio-temporal workload balance,","venue":null,"work_id":"0355cd14-88b1-430c-a83e-886e9163dea5","year":2022},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.504286Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:26d189ae70a08ef80640934bf523d2c6d7fc12ec1494527e8709050c37f98c90","observation_id":"af1a2db1-9d2c-4a77-9804-9959146caf1c","resolution":{"observed_at":"2026-08-07T05:07:11.836992Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.507323Z","title":"Sato: spiking neural network acceleration via temporal- oriented dataflow and architecture,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.507323Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:473ae6b0c3a5710aaf3e05538a08915e7c950a0052649a4cfc36b2ba22cc9eaf","observation_id":"c2c01892-3c81-4632-98f5-18e30f948b44","resolution":{"observed_at":"2026-08-07T05:07:11.507323Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.510646Z","title":"Spinalflow: An architecture and dataflow tailored for spiking neural networks,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.510646Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:6141102fc2c178d54d7343fe92d9e253f125bf34ab8672dacdc1c3275d381236","observation_id":"e9c986ec-c010-4894-aa80-cefd253b86a3","resolution":{"observed_at":"2026-08-07T05:07:11.510646Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.808942Z","title":"Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,","venue":null,"work_id":"56a49601-3859-479a-914b-28009fa3d934","year":2016},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.513655Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:8f397c023998be4a25baf7293f75649096cee9a6a1dafe5b2cff77aadd21b5ea","observation_id":"bb30473e-d3d6-48af-a665-01370b9f1596","resolution":{"observed_at":"2026-08-07T05:07:11.812435Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2202.11946","last_updated":"2022-05-15T11:17:43Z","snapshot_observed_at":"2026-08-13T16:34:57.200097Z","submitted_at":"2022-02-24T08:02:37Z","title":"Temporal Efficient Training of Spiking Neural Network via Gradient Re-weighting","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2202.11946","snapshot_observed_at":"2026-08-07T05:07:11.516763Z","title":"Temporal efficient training of spiking neural network via gradient re-weighting,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.516763Z"},"links":{"cited_paper":"/paper/2202.11946","citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:0152e620c121597126144709ed7218d57f765c25ff54a903752b09ce1ee0086f","observation_id":"7fc47fd2-bc39-4f0a-88fe-3eb193813db4","resolution":{"observed_at":"2026-08-07T05:07:11.516763Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.798912Z","title":"Dayan and L","venue":null,"work_id":"84a6df23-6ee6-4141-8b81-c2c8a69d1225","year":2005},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.520154Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:80a61f2667f0f36baa9b2e69693b81b72e01f155800069f8635d7959e0c9d67f","observation_id":"aed45caa-fd32-4cd5-be65-5b62c5178c50","resolution":{"observed_at":"2026-08-07T05:07:11.802451Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.523106Z","title":"Spatio-temporal backpropa- gation for training high-performance spiking neural networks,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.523106Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:bd3864c403d5d5b3ca33136c0aef88ebdf99f0c8530b7441ecbe79324b41026a","observation_id":"eeaecaf9-9d8e-4d4b-8565-c83eb270721a","resolution":{"observed_at":"2026-08-07T05:07:11.523106Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.526068Z","title":"Training deep spiking neural networks using backpropagation,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.526068Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:c48df90a323e3d1d6154b3a0aa25ddc468bb78de13829936e6d9e196b554b26a","observation_id":"071e52d9-b613-47fb-bb1d-7c3ad7153c79","resolution":{"observed_at":"2026-08-07T05:07:11.526068Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.774836Z","title":"Spikingjelly: An open-source machine learning infrastructure platform for spike-based intelligence,","venue":null,"work_id":"053fc27e-4955-4bf9-89e4-cb7914687d56","year":2023},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.528925Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:086c138ae79dba70603f990f6fb0183e344bb97bb30b6a08aacf4ed5d9b7c7d9","observation_id":"52ab12a5-1535-4c94-8118-c25442320695","resolution":{"observed_at":"2026-08-07T05:07:11.778713Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.532043Z","title":"Adaptive smoothing gradient learning for spiking neural networks,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.532043Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:bf47453a7d1ce0cdf5413de2230b9202562f8302cbca6f274caa6ebbac4a0adb","observation_id":"fe629907-df55-49d5-aa81-d150e2446d91","resolution":{"observed_at":"2026-08-07T05:07:11.532043Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.535164Z","title":"Learning multiple layers of features from tiny images,","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.535164Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:903037096c508434f240de439082f96c77f0310d189264686ac85f1ab80c33b6","observation_id":"68f507c3-60b0-49b4-bb5e-6009a7f31524","resolution":{"observed_at":"2026-08-07T05:07:11.535164Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.538400Z","title":"Tiny imagenet visual recognition challenge,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.538400Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:2d4f7557944643421d7ec08a43d36b43e4d2830c257fe7e5f78520029c918f62","observation_id":"b1d5a7eb-5577-4a6e-a5b7-d37d29e76031","resolution":{"observed_at":"2026-08-07T05:07:11.538400Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1409.1556","last_updated":"2015-04-10T16:25:04Z","snapshot_observed_at":"2026-08-14T04:13:35.056640Z","submitted_at":"2014-09-04T19:48:04Z","title":"Very Deep Convolutional Networks for Large-Scale Image Recognition","version":6},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1409.1556","snapshot_observed_at":"2026-08-07T05:07:11.541521Z","title":"Very deep convolutional networks for large-scale image recognition,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.541521Z"},"links":{"cited_paper":"/paper/1409.1556","citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:dad50e837553363b88c0de763daf394c73251e77eca833b4685e0906811fcf0d","observation_id":"2d8d55bb-9597-44b1-8f62-66fe44d0ab7f","resolution":{"observed_at":"2026-08-07T05:07:11.541521Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.544910Z","title":"Deep residual learning for image recognition,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.544910Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:7b8bbfba9ee910105de5d516c5681e73876d1b098d255f36304e66da59f95b7f","observation_id":"499c7f89-8ae2-4099-8f20-faf2fcd2f7b1","resolution":{"observed_at":"2026-08-07T05:07:11.544910Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.548028Z","title":"Going deeper with directly-trained larger spiking neural networks,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.548028Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:595d0b3ea7f2e61beeb7a27666041a58bbd2a16f41e6ab160046a461b055fec1","observation_id":"567ddd2d-f091-4ce5-a037-06abae58c4c0","resolution":{"observed_at":"2026-08-07T05:07:11.548028Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2303.04347","last_updated":"2023-03-08T03:04:53Z","snapshot_observed_at":"2026-08-13T17:40:42.644679Z","submitted_at":"2023-03-08T03:04:53Z","title":"Optimal ANN-SNN Conversion for High-accuracy and Ultra-low-latency Spiking Neural Networks","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2303.04347","snapshot_observed_at":"2026-08-07T05:07:11.551183Z","title":"Optimal ann- snn conversion for high-accuracy and ultra-low-latency spiking neural networks,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.551183Z"},"links":{"cited_paper":"/paper/2303.04347","citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:7cf880b5158a9de63f0ac433faca4a2a0bddd20f30aca67b4b40869c37bbb16a","observation_id":"af039db7-25a9-4ee3-975b-14f1b89780da","resolution":{"observed_at":"2026-08-07T05:07:11.551183Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.729872Z","title":"Spike-thrift: Towards energy-efficient deep spiking neural networks by limiting spiking activity via attention-guided compression,","venue":null,"work_id":"e70fdff5-b807-4693-b46f-5d4cc77e5d65","year":2021},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.554824Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:42ca1c402f0baafad4ef79172338744a3db883988d10fc1ba2898f62f1f07827","observation_id":"96b7a740-e0d8-4109-9942-1932d73fd712","resolution":{"observed_at":"2026-08-07T05:07:11.733437Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.558177Z","title":"Temporal effective batch normalization in spiking neural networks,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.558177Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:9a9c46d878ba2e24b9fc25024587a3fc793c3a29faa9f7776de37809eadf293d","observation_id":"be6ca48c-1496-4833-b668-5e614d05c0db","resolution":{"observed_at":"2026-08-07T05:07:11.558177Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2206.09449","last_updated":"2022-06-19T16:52:56Z","snapshot_observed_at":"2026-08-13T18:45:02.640425Z","submitted_at":"2022-06-19T16:52:56Z","title":"SNN2ANN: A Fast and Memory-Efficient Training Framework for Spiking Neural Networks","version":1},"cited_work":{"arxiv_id":"2206.09449","doi":null,"metadata_source":"pith","pith_arxiv_id":"2206.09449","snapshot_observed_at":"2026-08-07T05:07:11.610939Z","title":"SNN2ANN: A Fast and Memory-Efficient Training Framework for Spiking Neural Networks","venue":"cs.NE","work_id":"1d2933a7-f13b-45bb-8568-862d7c82c288","year":2022},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.561635Z"},"links":{"cited_paper":"/paper/2206.09449","citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:b84c324fccacb7a04d5c94712029fb73bf1003ed0af361f2c5288ebc9e59d63d","observation_id":"325cfbd8-f160-431d-b252-d41a325ce8c5","resolution":{"observed_at":"2026-08-07T05:07:11.616467Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.711411Z","title":"Encoding, model, and architecture: Systematic optimization for spiking neural network in fpgas,","venue":null,"work_id":"904ecc5f-cd7f-444b-b472-c023d2a83b06","year":2020},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.565137Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:2a9c692bc37bf2cc79d78e712ce0be6d9c211103d98a6dfe0b1362182e420b53","observation_id":"626c470a-9047-41c5-84e0-6aea1b485278","resolution":{"observed_at":"2026-08-07T05:07:11.715229Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.700466Z","title":"The implementation and optimization of neuromorphic hardware for supporting spiking neural networks with mlp and cnn topologies,","venue":null,"work_id":"9ed438c5-f832-4910-9dd8-a3180fc28112","year":2022},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.568403Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:cb8fe038b937eba94949dce6aec3b96b2700eb93e8155408650f0bf83d24ecf8","observation_id":"8f10a9f2-9d73-41bb-b536-43ef34b9c09d","resolution":{"observed_at":"2026-08-07T05:07:11.704404Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.571507Z","title":"An fpga implementation of deep spiking neural networks for low-power and fast classification,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.571507Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:ca80b471b39f0675032a91ce5772c19c716e2c71626016e4450119f70e459bd7","observation_id":"545038dd-5e02-4890-a7e6-b6c10618473f","resolution":{"observed_at":"2026-08-07T05:07:11.571507Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.676975Z","title":"Cerebron: A reconfigurable architecture for spatiotemporal sparse spiking neural networks,","venue":null,"work_id":"d5430da4-e9d9-4560-bcc8-1d177211ad13","year":2022},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.574746Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:f97814c7d83503963cbf650fc2f063d8d6ed0cb48079eaa2ce4316296c651fef","observation_id":"6bc946a2-680a-40be-a42a-cab3173f781e","resolution":{"observed_at":"2026-08-07T05:07:11.685924Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T05:07:11.666658Z","title":"Firefly: A high- throughput hardware accelerator for spiking neural networks with effi- cient dsp and memory optimization,","venue":null,"work_id":"9709ae8f-cd11-49f2-b823-32170311742b","year":2023},"citing_paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-07T05:07:11.578113Z"},"links":{"citing_paper":"/paper/2506.08842"},"observation_digest":"sha256:41afc75e5f7a5acd4530bc1c56a85fbabb341dade76e2a63d03fc33b3665ff26","observation_id":"a9047b19-dfe1-4b67-bbde-b222fd7456ea","resolution":{"observed_at":"2026-08-07T05:07:11.670196Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2506.08842","last_updated":"2025-06-10T14:29:02Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-10T01:05:03.472121Z","submitted_at":"2025-06-10T14:29:02Z","title":"STI-SNN: A 0.14 GOPS/W/PE Single-Timestep Inference FPGA-based SNN Accelerator with Algorithm and Hardware Co-Design"},"reference_resolution":{"displayed":42,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":19,"verified_exact":1,"verified_fuzzy":22},"total_outbound_references":42},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"thesis":"As of 14 August 2026, this Paper Citation Record lists 42 of 42 outbound references and 0 inbound Pith citation observations for arXiv:2506.08842."}