{"as_of":"2026-08-11T08:55:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:24a1156845ac3a0c9ba244e2fffb8c603ee459f6ea6611dbc81ce713e83c8fa4","coverage":[{"denominator":102,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":100,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T04:34:42.684499Z","state":"measured"},{"denominator":100,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":100,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-11T06:34:44.6726+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2506.10441/citation-record","integrity":"/paper/2506.10441/integrity","json":"/paper/2506.10441/citation-record.json","paper":"/paper/2506.10441"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:32.368032Z","title":"Memory Scaling: A Systems Architecture Perspective,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:32.368032Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:440b3d053fba68f456c016bc0318341aa234a87eaafa12219b3a5a462b1a8dd5","observation_id":"f77fd37e-41a4-4405-a221-f1c9c3a047bd","resolution":{"observed_at":"2026-08-07T04:34:32.368032Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:32.506238Z","title":"A Modern Primer On Processing In Memory,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:32.506238Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:27ed69c65a64729316b3eb66d4debf1a6d1b2f6bfb1806cdc23410f4780d92a7","observation_id":"6a07da18-09cb-45f3-bcf2-bfa0edfd8043","resolution":{"observed_at":"2026-08-07T04:34:32.506238Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:32.659172Z","title":"Processing-in- memory: A Workload-driven Perspective,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:32.659172Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:78bde656ac5f3c46e095667a8782a9d86d94f49ff1c341abd9cb5583865bbdb0","observation_id":"8b8f3217-9bf8-4568-9cda-88ce145d36a4","resolution":{"observed_at":"2026-08-07T04:34:32.659172Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2012.03112","last_updated":"2025-02-06T09:15:04Z","snapshot_observed_at":"2026-08-10T21:05:07.770646Z","submitted_at":"2020-12-05T19:59:49Z","title":"A Modern Primer on Processing in Memory","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2012.03112","snapshot_observed_at":"2026-08-07T04:34:32.761136Z","title":"A Modern Primer on Processing in Memory,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:32.761136Z"},"links":{"cited_paper":"/paper/2012.03112","citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:c35a73a08ed660f45b4fd1bc8654c7dfe1fa368728ad6bfecfde9b8356b8422f","observation_id":"a1fb14c7-e200-46a0-9a13-758ee5f2a875","resolution":{"observed_at":"2026-08-07T04:34:32.761136Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:32.851558Z","title":"Solar-DRAM: Reducing DRAM Access Latency by Exploiting the Variation in Local Bitlines,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:32.851558Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:f7570b7b37c1ac32cddbd4b05764b2151a370d048435a1375d32e7196c70792c","observation_id":"ee642977-bb26-48f9-895c-c326e67f7784","resolution":{"observed_at":"2026-08-07T04:34:32.851558Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:32.918054Z","title":"Reducing DRAM Latency Via Charge-level-aware Look-ahead Partial Restoration,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:32.918054Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:6867546eebce0ea4af6efa2f7db4dceaa77d699721c89fb797f24807ef605a87","observation_id":"813c0876-85b8-467f-9b98-4a39ed388d19","resolution":{"observed_at":"2026-08-07T04:34:32.918054Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:32.982540Z","title":"HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the- shelf DRAM Chips,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:32.982540Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:6e8e712deb0d0f94cd24f2f5102890f62638fd62c3dfb628a9f6b733439332ea","observation_id":"64ea8b64-08a3-4781-8fc2-376eceaea4ef","resolution":{"observed_at":"2026-08-07T04:34:32.982540Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:33.051370Z","title":"CLR-DRAM: A Low-cost DRAM Architecture Enabling Dynamic Capacity-latency Trade-off,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:33.051370Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:69179ab478bac4fd153d571dd3efdf57ffd31415eb793e74087575b517f3cc56","observation_id":"e556bec5-0612-4ad0-81aa-d6aaa3e00771","resolution":{"observed_at":"2026-08-07T04:34:33.051370Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:33.150863Z","title":"VRL-DRAM: Improving DRAM Performance via Variable Refresh Latency,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:33.150863Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:000fecbed7a4a773c4827a782222ef893e59d4ce5e52080d7f1f358e253e6d09","observation_id":"6f336d29-7602-4896-b9ef-0dde3efdc184","resolution":{"observed_at":"2026-08-07T04:34:33.150863Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:33.256839Z","title":"ChargeCache: Reducing DRAM Latency by Exploiting Row Access Locality,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:33.256839Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:a6045c10bd90fd4fbb638b281a2cfb89eda6d1943c84b4c0530993a0842877cd","observation_id":"9684898b-1d96-4974-8057-3f46c768d0ab","resolution":{"observed_at":"2026-08-07T04:34:33.256839Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:33.317142Z","title":"Tiered-latency DRAM: A Low Latency and Low Cost DRAM Architecture,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:33.317142Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:0a6121b3bf26a20652e93ee414f37e45f938efd3a329cd7082eb2ca7d4cead0b","observation_id":"0fb3beb3-1d57-4d70-8ab3-ebf79e25a91b","resolution":{"observed_at":"2026-08-07T04:34:33.317142Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:33.397755Z","title":"Adaptive-latency DRAM: Optimizing DRAM Timing for the Common-case,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:33.397755Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:00b6170c346a0c3d61f2113f26363c572b90bfc2d55bca9054aea086f00a2314","observation_id":"a857b70c-45d9-489f-9928-67fef1c7f503","resolution":{"observed_at":"2026-08-07T04:34:33.397755Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:33.563289Z","title":"Understanding Latency Variation in Modern DRAM Chips: Experimental Characterization, Analysis, and Optimization,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:33.563289Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:ca4dc3a04735b7a40833b79f3c22e43e8fb04b1aa4e7a63f656b8ff315d50aaf","observation_id":"70270aa8-8e9a-4ef2-8a1d-eefdcdd979d1","resolution":{"observed_at":"2026-08-07T04:34:33.563289Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:33.718438Z","title":"Understanding and Improving the Latency of DRAM-based Memory Systems,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:33.718438Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:e1945d52ed23084b542a01fcc44879a80abe5ce06e2538f5d1191c96afd5ec60","observation_id":"c11d7af7-b994-41df-9761-100eb66892d3","resolution":{"observed_at":"2026-08-07T04:34:33.718438Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:33.860685Z","title":"Multiple Clone Row DRAM: A Low Latency and Area Optimized DRAM,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:33.860685Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:c0b6557dc14c4250c619909963e5f08eea8725ad00d1394407c573827b557daf","observation_id":"13574093-0c5c-4d21-9d86-8ec68f67b0b2","resolution":{"observed_at":"2026-08-07T04:34:33.860685Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:34.018915Z","title":"Low-cost Inter-linked Subarrays (LISA): Enabling Fast Inter-subarray Data Movement in DRAM,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:34.018915Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:81ffe899966dfbdffa2b81578e3242e33458c6c4d4506105d2c7f39fd0542e95","observation_id":"5e75d2ef-49b4-4c48-bf1c-c511f2500076","resolution":{"observed_at":"2026-08-07T04:34:34.018915Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:34.178159Z","title":"Reducing Memory Access Latency with Asymmetric DRAM Bank Organizations,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:34.178159Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:ac67a603690604d1b0f9c7fd5a79e07bd5132bc3ebe01cb93dd85aea16edd158","observation_id":"d960e031-5258-4537-9fde-d3bb7a3d886f","resolution":{"observed_at":"2026-08-07T04:34:34.178159Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:34.306290Z","title":"Simultaneous Many- row Activation in Off-the-shelf DRAM Chips: Experimental Characterization and Analysis,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:34.306290Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:89fdda2ea79fe74816512b9e00c5e537c7838e46157d198d25007cd22945486b","observation_id":"4564a48c-0f6a-4931-84f3-b9456bdc1c09","resolution":{"observed_at":"2026-08-07T04:34:34.306290Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:34.464377Z","title":"Functionally-complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:34.464377Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:e85f496afdd46c23cbe606f72dc540c52790859f6839109d13863a6b296e9978","observation_id":"97f0e3e8-691d-4121-9a38-ee094574e414","resolution":{"observed_at":"2026-08-07T04:34:34.464377Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:34.592741Z","title":"QUAC-TRNG: High-throughput True Random Number 13 Generation using Quadruple Row Activation in Commodity DRAM Chips,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:34.592741Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:d1a7fd84eba8f96d1ec65be7bf7284ef4c0f8213de198b425391d8d9a2fc72b2","observation_id":"133d941c-ab7b-4d80-9356-e78f82dc641c","resolution":{"observed_at":"2026-08-07T04:34:34.592741Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:34.711376Z","title":"CROW: A Low-cost Substrate for Improving DRAM Performance, Energy Efficiency, and Reliability,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:34.711376Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:d60d301feee7ca5f4e93fe67d36d98dab017e421d330069d4febc9abdd598ece","observation_id":"547f1721-0762-4574-aff7-34b5d9fdf01c","resolution":{"observed_at":"2026-08-07T04:34:34.711376Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:34.800165Z","title":"Using Run-Time Reverse-Engineering to Optimize DRAM Refresh,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:34.800165Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:88831a2a48c8b39605668eadd50c2d75187e1731f09fae233934806884546a6a","observation_id":"12a23bff-4398-4afd-8e9f-547318b1645c","resolution":{"observed_at":"2026-08-07T04:34:34.800165Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:34.914406Z","title":"EDEN: Enabling Energy-efficient, High-performance Deep Neural Network Inference Using Approximate DRAM,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:34.914406Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:565893dd3bf7c3d81d94a10a910b6d66ce0b343e3b3cfb71da8af96542d87e9b","observation_id":"fa618e3f-687c-4c8f-b816-bcfa496d7080","resolution":{"observed_at":"2026-08-07T04:34:34.914406Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:54.128245Z","title":"Orosa, S","venue":null,"work_id":"9149d77a-6a59-4bbc-afd7-7428c68148a6","year":2023},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:35.002143Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:322939df87552a32d006ddda0521411359302619ae1c7e5c85f80c9ae043a36c","observation_id":"ed9560c2-69f1-439a-8ed5-0a90f367bb39","resolution":{"observed_at":"2026-08-07T04:34:54.162290Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:54.003059Z","title":"Exploiting Expendable Process-margins In Drams For Run-time Performance Optimization,","venue":null,"work_id":"17e30650-cb2f-44a6-8ce5-455bdead4ef2","year":2014},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:35.093757Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:f79520b0cb02f2f69852fb9fc60e60a13932154c8da39970d839b9f9230345d6","observation_id":"d470f1be-c887-4265-af84-8aaa693f5d82","resolution":{"observed_at":"2026-08-07T04:34:54.061432Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:53.876603Z","title":"CDAR-DRAM: Enabling Run- time DRAM Performance And Energy Optimization Via In-situ Charge Detection And Adaptive Data Restoration,","venue":null,"work_id":"566c54df-c54e-46de-b3fb-ec0dc4544e6c","year":2023},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:35.220887Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:9410dee50484ff95464547e849b279b864bc23b26d943be148998c91451c55cc","observation_id":"1e016dac-86d4-4d80-bbdd-66447827b57d","resolution":{"observed_at":"2026-08-07T04:34:53.937004Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:53.761887Z","title":"Restore Truncation For Performance Improvement In Future DRAM Systems,","venue":null,"work_id":"6c10c6ea-95cb-428d-970e-44e1d94287a0","year":2016},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:35.300359Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:991af8786855a07afc7045f5e025590613bd2e14600c9a62ceb662d676ea1645","observation_id":"ecbaebe4-84e3-4546-81ca-200d3ab6954a","resolution":{"observed_at":"2026-08-07T04:34:53.810139Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:53.641775Z","title":"NUAT: A Non-uniform Access Time Memory Controller,","venue":null,"work_id":"e536d68e-a10a-4aee-a1ac-fc117f671add","year":2014},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:35.371556Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:71647a0318e41dbe87fff4c5e47ab7071851071bf8741a28697ec55b0d9e2226","observation_id":"f08685db-2687-4d87-a111-a9c64dd18fb9","resolution":{"observed_at":"2026-08-07T04:34:53.695652Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:53.518089Z","title":"Dram-latency Optimization Inspired By Relationship Between Row-access Time And Refresh Timing,","venue":null,"work_id":"effa9dd5-37e4-4b62-b731-7fc3f2d91bdc","year":2015},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:35.451581Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:73e0e4c3d6bd5d74fef81838551b233d7280a17f15cc57891a4cbb455033f056","observation_id":"2245e424-3278-49da-afc8-94507831acaf","resolution":{"observed_at":"2026-08-07T04:34:53.570632Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:53.395890Z","title":"Prelatpuf: Exploiting DRAM Latency Variations For Generating Robust Device Signatures,","venue":null,"work_id":"a3d250c0-a707-43b2-a1c6-cd5ade63ff94","year":2019},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:35.529374Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:ec13c00f42718c168945fc0540356cdf5583c09a6362b96f74c5240a9c2229d7","observation_id":"3d7fbc18-e004-45c3-8a98-a7f1e75951e0","resolution":{"observed_at":"2026-08-07T04:34:53.445860Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:53.240240Z","title":"D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput,","venue":null,"work_id":"6e6831ce-9e33-4367-b0b4-97a2b75955bd","year":2019},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:35.580353Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:410689df4017ad9a33f60d898de452036db538cca16dfa01505d4b9fded30355","observation_id":"cc4f5983-9a1a-40cd-9a15-94dd59577986","resolution":{"observed_at":"2026-08-07T04:34:53.327253Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:53.099855Z","title":"FracDRAM: Fractional Values in Off- the-shelf DRAM,","venue":null,"work_id":"4b05b002-0906-42a3-96d0-e2ca05103234","year":2022},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:35.657459Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:7fe1d954b78208c8b046637c77ff03674f3b67a1e0781b999daefdf09c7e3332","observation_id":"656bdb45-e988-4840-8f9f-2a493103b09a","resolution":{"observed_at":"2026-08-07T04:34:53.165189Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:52.967105Z","title":"CODIC: A Low-cost Substrate for Enabling Custom In-DRAM Functionalities and Optimiza- tions,","venue":null,"work_id":"786531c2-2dc5-4ee0-a57b-9d83cd6b7037","year":2021},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:35.736835Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:adb05257aeed778b04be715d82c0612180ce35eb459fc01a7e41958f9e88081e","observation_id":"fb716227-a8cf-4b6d-96eb-7073539ec495","resolution":{"observed_at":"2026-08-07T04:34:53.032282Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:52.820799Z","title":"DR-STRaNGe: End-to-end System Design For Dram-based True Random Number Generators,","venue":null,"work_id":"2151dd28-d9a3-401a-85c2-36749ff95fbf","year":2022},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:35.812642Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:3349d1328db38a07ca099556b293b53322d9e9ba689c86e28532ede19d72e2d5","observation_id":"7978f80e-0ef5-4be4-bbde-a51cc892ddbc","resolution":{"observed_at":"2026-08-07T04:34:52.872417Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:52.704660Z","title":"ComputeDRAM: In-memory Compute using Off-the-shelf DRAMs,","venue":null,"work_id":"83bdebbe-aa8e-4b84-a5da-90d0b2efdc1f","year":2019},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:35.906757Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:8a1c702eb53537066b2ef1b487d38021573623f0158d0aaa74701471c07ac152","observation_id":"6aeaefb7-4f59-4fd7-9a0d-bec07a7a6242","resolution":{"observed_at":"2026-08-07T04:34:52.745378Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:52.583671Z","title":"The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting The Latency-Reliability Tradeoff in Modern Commodity DRAM Devices,","venue":null,"work_id":"c7c74044-2728-4c08-a948-07915a472377","year":2018},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:36.000893Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:04e18186cf1dce94d7e0917d14020f96e63df0d3da0b2de4258b9d354b205639","observation_id":"bd0a8eeb-82f0-42bf-82a6-1d7e3d5d2db0","resolution":{"observed_at":"2026-08-07T04:34:52.647310Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:52.450718Z","title":null,"venue":null,"work_id":"cde4cc9d-d20b-4498-bf4d-326ad5313abb","year":2020},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:36.075064Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:a9de13f8fc718ff17b22d91402ef55eb51e22e75123fd9938bf2a1ff62c0f1ee","observation_id":"726d630f-7acf-4e01-a238-4515b4036ffe","resolution":{"observed_at":"2026-08-07T04:34:52.508389Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:36.162881Z","title":null,"venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:36.162881Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:378bb8b5535f30ac93746f3ee0cf2958ffdbd923df9110b9ec2829bb0b6327d5","observation_id":"757e8136-a5d8-4307-859a-17c036b3d745","resolution":{"observed_at":"2026-08-07T04:34:36.162881Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:52.316946Z","title":"RowClone: Fast and Energy-efficient In-DRAM Bulk Data Copy and Initialization,","venue":null,"work_id":"35810660-b974-4bea-9fd9-0ffef2226acb","year":2013},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:36.323339Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:f0701f710fd41766902e7406f400e92560871eb42fe8e3442c584583ff6991cf","observation_id":"a951c459-56a0-4bc6-a1a5-a20fa92a911b","resolution":{"observed_at":"2026-08-07T04:34:52.372449Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:52.188138Z","title":"PiDRAM: A Holistic End-to-end FPGA-based Framework for Processing-in-DRAM,","venue":null,"work_id":"fe73a1c3-0435-445e-9aa6-1a8e33d7b998","year":2022},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:36.469615Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:48af36473e2857300df78daa4165e9291962ad0eb6a59ae6c0cd430c6dcfbfff","observation_id":"ed58af14-f47b-44d8-bd33-5b26cc0e63a6","resolution":{"observed_at":"2026-08-07T04:34:52.242229Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:52.061152Z","title":"DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips,","venue":null,"work_id":"b75af997-1976-4dd8-bf77-b863c71c768a","year":2023},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:36.582741Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:e3d748cefffd89495c6ec9f98581efd4b08dd4a791d4dcb2a68df37cc600cfb8","observation_id":"439f6199-43e6-42b6-8f86-eeeba8bf8af6","resolution":{"observed_at":"2026-08-07T04:34:52.115160Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:51.904566Z","title":null,"venue":null,"work_id":"5c4b8b75-dbd9-4e45-9802-99aaf63a7cb1","year":2017},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:36.714623Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:9d28afe223bdbea30e5cb60ca72c42840ed461a15a3980cd4c2a75eec48e4a19","observation_id":"2bcc0ae1-80ce-45c3-b5d8-50492a4f7395","resolution":{"observed_at":"2026-08-07T04:34:51.959353Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:51.774258Z","title":null,"venue":null,"work_id":"5fd1a359-78a9-41e7-802a-5017756d79dc","year":2020},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:36.819516Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:a08333be6f2fc81c35025778560021d2819e32861dfcfb2b62b94fc2b0fd59dd","observation_id":"5aa6f366-a65d-4c79-a669-dfdf5ca96f6e","resolution":{"observed_at":"2026-08-07T04:34:51.830397Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:51.650455Z","title":"The gem5 Simulator,","venue":null,"work_id":"1cd3249e-2637-4151-acbc-558cb60cccff","year":2011},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:36.963299Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:591196f5b4bbcd6a1d1fd6063a480a4e57ccc590621a48fdec96ee010f9192ef","observation_id":"33865e2c-3e07-4219-b318-1aec1209ec6c","resolution":{"observed_at":"2026-08-07T04:34:51.706672Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:51.488908Z","title":"Ramulator: A Fast And Extensible DRAM Simulator,","venue":null,"work_id":"f81fe1ce-c2e5-4fd8-a963-e79d8ac2c3e5","year":2016},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:37.111476Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:a40ec727b7afee93f372dd9be8cef66ba26b6c869e147dc1f037e07554531b93","observation_id":"cbdc2bc7-52be-4456-b4f1-0d5fa57abc2f","resolution":{"observed_at":"2026-08-07T04:34:51.538357Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:51.327768Z","title":"Sim2PIM: A Complete Simulation Framework for Processing-in-memory,","venue":null,"work_id":"d9202d6d-0857-41b7-9014-42af7538178a","year":2022},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:37.192663Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:fe70a31d3c0003bacb2ecc5ac0b3a71090144bcf6b1f469371f3196f25233bec","observation_id":"41a29eaa-d73c-4a15-b7e1-7058ad160fe5","resolution":{"observed_at":"2026-08-07T04:34:51.416768Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:51.175687Z","title":"Gem5-GPU: A Hetero- geneous CPU-GPU Simulator,","venue":null,"work_id":"999ffb6f-181e-4c5d-9f31-6328e64986a1","year":2014},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:37.280757Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:d89125b07af0a65de9731d438bf579d989152f802f54dcaf5516b58de26570c2","observation_id":"e111a81a-170c-475f-9844-5c791832176b","resolution":{"observed_at":"2026-08-07T04:34:51.237068Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:50.979184Z","title":"Ramulator 2.0: A Modern, Modular, and Extensible DRAM Simulator,","venue":null,"work_id":"28907894-c717-41a2-85f0-46ebe85c0cfe","year":2024},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:37.342339Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:5d3ce66ecba4e6d5b089929d230f7ff10b4fdf619c2709f387e0afe946172313","observation_id":"7abe1b15-4b6d-49e1-aa33-b9a8c216d102","resolution":{"observed_at":"2026-08-07T04:34:51.065520Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:50.834111Z","title":"Flipping Bits in Memory without Accessing Them: An Experimental Study of DRAM Disturbance Errors,","venue":null,"work_id":"0382c118-68c4-4df3-b472-465288751584","year":2014},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:37.475392Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:7685297a54726695118c3ab20fff6735de23fa2cbdd6d840cdf70b7bc3d03102","observation_id":"c0d39f39-1a04-43df-9b4f-dc7e58c26165","resolution":{"observed_at":"2026-08-07T04:34:50.895208Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:50.684055Z","title":"A Deeper Look Into RowHammer’s Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses,","venue":null,"work_id":"67de1cef-5250-4f3f-92f3-8ab2cddf6b91","year":2021},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:37.563359Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:61d4aaf9ce97225eb2b037f18f33aa02695c6516028fc0588b93f1620478dc8c","observation_id":"18d4501f-9c4e-415b-9d1f-861212bba26c","resolution":{"observed_at":"2026-08-07T04:34:50.748145Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:50.571571Z","title":"Spatial Variation-aware Read Disturbance Defenses: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions,","venue":null,"work_id":"a65e1fe5-1a33-445a-b0aa-b3a6b219514e","year":2024},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:37.673960Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:64faf942aff1fb8f5fb8f0f4e9ff1611ec776515035953da41e94c73f2b043dc","observation_id":"fda5e01b-daf6-4746-afa7-cc7c91c71461","resolution":{"observed_at":"2026-08-07T04:34:50.620029Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:50.431696Z","title":"Understanding Rowhammer Under Reduced Wordline Voltage: An Experimental Study Using Real DRAM Devices,","venue":null,"work_id":"cfb44edd-9193-4bba-8ef3-ab2c0fe69e89","year":2022},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:37.773360Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:77a1aecdc16119fe3d1629a3a63757ade29bc803821fa66ba72dca89c68f2423","observation_id":"9b6a3c3a-bf22-4684-8967-5359792368ed","resolution":{"observed_at":"2026-08-07T04:34:50.490993Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:50.292901Z","title":"Strober: Fast and Accurate Sample-based Energy Simulation for Arbitrary RTL,","venue":null,"work_id":"7a03680b-bdba-49a2-8ca0-e870088dfb23","year":2016},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:37.907298Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:80d914e7e84f2e6f93e8ea2a3cf1e1ea9874ac04cae64a1e367cd02ffe888e5f","observation_id":"5138285f-8514-4ebe-b5d4-941fc4680584","resolution":{"observed_at":"2026-08-07T04:34:50.358080Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:50.145156Z","title":"Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs,","venue":null,"work_id":"9f2e4e58-39d8-4f76-a0a1-3e3c448afbdf","year":2020},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:37.993073Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:ce256d07bc81bcd8eaaa75db565e1edac4f74bdc99516ae4c9ad12e0071285a0","observation_id":"a2dcad46-b695-4444-b32e-7cc4aef872ef","resolution":{"observed_at":"2026-08-07T04:34:50.208099Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:50.014316Z","title":"SoftMC: A Flexible and Practical Open-source Infrastruc- ture for Enabling Experimental DRAM Studies,","venue":null,"work_id":"e9106262-2b73-409b-84bc-2804a70998c2","year":2017},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:38.110676Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:66eeec4d83fb91452c7013b0e9165ef2e084d4c2ae9480c59c10fb3e12ba2606","observation_id":"e84f7633-8abe-4a6d-bc40-b5952e19175e","resolution":{"observed_at":"2026-08-07T04:34:50.098052Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:49.835832Z","title":"FASED: FPGA-accelerated Simulation and Evaluation of DRAM,","venue":null,"work_id":"68f0f7c8-fbcd-41d9-af19-f3600bae5cb7","year":2019},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:38.245150Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:191f15cee04a7626ad6f59adf26db903157ec94b347e5b2be510dfffb5778613","observation_id":"96b8cd14-4813-46f3-a728-98cc231728ae","resolution":{"observed_at":"2026-08-07T04:34:49.912104Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:49.678173Z","title":"FireSim: FPGA-accelerated Cycle-exact Scale-out System Simulation in the Public Cloud,","venue":null,"work_id":"b61e6851-6fe1-48ff-a6b2-b9f8372c3a94","year":2018},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:38.370916Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:4626b7c08ac8e40205d8beb6881c86ca1da7c6ea8273545f15bf93e5227cd3ea","observation_id":"ce0e54bf-ae50-432e-9bdb-74fee1b2b8a2","resolution":{"observed_at":"2026-08-07T04:34:49.739081Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:49.474580Z","title":"PiMulator: a Fast and Flexible Processing-in-Memory Emulation Platform,","venue":null,"work_id":"d95eca4a-f47f-4a47-9d84-7aa6c14b1420","year":2022},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:38.508322Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:6c99990607bb1dca3662ea8f6071e6ddc1a4f6dc0e1e44d2dffcda55dd57c005","observation_id":"943c70c0-460a-42a4-b907-ca07212bcc2b","resolution":{"observed_at":"2026-08-07T04:34:49.572712Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:49.330527Z","title":"FreezeTime: Towards System Emulation through Architectural Virtualization,","venue":null,"work_id":"6a70d201-6f8a-48c9-914c-ab7d93cc4b0b","year":2023},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:38.631202Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:d558a204f4b42c1e023153133ee922454e854d2efc23d5d0533d3bd528b2119c","observation_id":"5464bf37-3b33-4cec-bcb7-2cbff928ef74","resolution":{"observed_at":"2026-08-07T04:34:49.401324Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:49.194195Z","title":"The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions,","venue":null,"work_id":"9690be1b-f82a-4af9-a380-6ad4c654d60a","year":2017},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:38.737253Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:bbd26a44259dc6d03e90dbd44cdd3195efc6e60f5a8d9a6052ff4a118eece249","observation_id":"1de2a148-ff40-4f19-8e69-5bcc177e3ef3","resolution":{"observed_at":"2026-08-07T04:34:49.261724Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:48.997581Z","title":"A Reconfigurable Real-time SDRAM Controller for Mixed Time-criticality Systems,","venue":null,"work_id":"f995fffe-5108-4a57-b495-51e2188cee98","year":2013},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:38.830702Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:edafc8eb13b17fe00ac1cc2ae4a79b4ac82a2a13f14016bda217f6de20e390d0","observation_id":"94429f46-6a56-4285-ae4d-17b55beb8701","resolution":{"observed_at":"2026-08-07T04:34:49.080626Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:48.793644Z","title":"PARDIS: A Programmable Memory Controller For The DDRx Interfacing Standards,","venue":null,"work_id":"7840707e-3b1b-482d-a127-84018d2872e1","year":2012},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":62,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:39.036441Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:b497142f4d164d7b7232a1f134ee5a45b8c96d80c9551f63e8f53b638f890989","observation_id":"cde7bae1-e21a-47d9-b139-414b0839b4c8","resolution":{"observed_at":"2026-08-07T04:34:48.908151Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:48.574051Z","title":"Polybench: The Polyhedral Benchmark Suite,","venue":null,"work_id":"7b93e361-a1c6-44fb-98c6-c81783d2ba58","year":null},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":63,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:39.155867Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:336eb3378ce59c31fb89cb250edc28e35836e22596b4fc311d7bea31b8296325","observation_id":"44ca3716-3715-40c8-8546-2648a87f640c","resolution":{"observed_at":"2026-08-07T04:34:48.660635Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:48.348639Z","title":"NVIDIA Jetson Nano,","venue":null,"work_id":"3ba47c21-8333-4268-b7d3-3dc6f78882f0","year":null},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:39.247553Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:3ad5db8e6219f50ac6722a2f0bd4dfeecde79277acb4267748cb948ae0234442","observation_id":"b2dc52bb-064d-4009-9d7a-ee7473bbe012","resolution":{"observed_at":"2026-08-07T04:34:48.465444Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:48.160701Z","title":"Impulse: Building a Smarter Memory Controller,","venue":null,"work_id":"b7645208-2f0c-4582-9672-c20b77e0e18e","year":1999},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":65,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:39.308401Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:65edc8ddd9347f21fc07e0d2f51448620f03c8ae8eb72b41eb263ada0f0f553e","observation_id":"f8d32a9a-82cb-4147-84bb-8ff8dde33eff","resolution":{"observed_at":"2026-08-07T04:34:48.267297Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:48.008710Z","title":"Improving DRAM Performance by Parallelizing Refreshes with Accesses,","venue":null,"work_id":"71dfc07c-55ed-4d82-bb25-f9419b825c13","year":2014},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":66,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:39.467912Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:11dcc09b7dfbda4620ccd62b99d86bcb38660e7f55f4724fa88c953b494f3f24","observation_id":"0f79af63-3cae-42c0-aad3-ec54e84e70ad","resolution":{"observed_at":"2026-08-07T04:34:48.085446Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:47.800638Z","title":"Understanding Reduced-voltage Operation in Modern DRAM De- vices: Experimental Characterization, Analysis, and Mechanisms,","venue":null,"work_id":"2555f294-40e3-4cfd-a383-bc449667df8f","year":2017},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":67,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:39.639823Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:ca9b9f1fd915b26e050de3193d337e2b176146cb8d20fcadd9695a243fa997ee","observation_id":"11cd8e2f-fc7e-424e-adb6-974182055df5","resolution":{"observed_at":"2026-08-07T04:34:47.896385Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:47.644947Z","title":"TRRespass: Exploiting The Many Sides of Target Row Refresh,","venue":null,"work_id":"eb864052-3506-49cf-b0f1-23ab397b8d8b","year":2020},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":68,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:39.806489Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:2bf11de4f056b88d63ff6a0a207033d2be44373e422a3f25aa84d58bf0759d8d","observation_id":"c7608e3e-5cba-4904-a85c-541978b1a2a5","resolution":{"observed_at":"2026-08-07T04:34:47.724566Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:47.456714Z","title":"What Your DRAM Power Models Are Not Telling You: Lessons From A Detailed Experimental Study,","venue":null,"work_id":"f862f14b-e0ae-4aa0-a6ea-53422ff94d61","year":2018},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":69,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:39.897254Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:954a75b8517367d2d4221e6d795d4087a7996b0510d8016865e3462fd5d5ccf1","observation_id":"3f575551-b462-4dd8-9adf-397c994ffba8","resolution":{"observed_at":"2026-08-07T04:34:47.550977Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:47.325113Z","title":"Self-optimizing Memory Con- trollers: A Reinforcement Learning Approach,","venue":null,"work_id":"5e123bf8-4d50-4643-99ab-964c50f33d97","year":2008},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":70,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:40.006295Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:40792a2723e381e303a28b84a8598b4e8d89b6cc480c0eb7250023c1e0d5b7c8","observation_id":"d4a9443c-480d-45d6-a9c9-1b0e20adc37a","resolution":{"observed_at":"2026-08-07T04:34:47.378855Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:47.137572Z","title":"ABACuS: All-bank Activation Counters for Scalable and Low Overhead Rowhammer Mitigation,","venue":null,"work_id":"d476fbc7-9e15-46fa-8402-023eaa379e9a","year":2024},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":71,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:40.144138Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:0b73b86e88ea49042bd2fdd856ad570d52e2787d01a6810634fd1f816dad0960","observation_id":"2af74874-417b-4d35-aa5f-047f8e4ab738","resolution":{"observed_at":"2026-08-07T04:34:47.219014Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:40.231842Z","title":"BreakHammer: Enhancing RowHammer Mitigations by Carefully Throttling Suspect Threads,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":72,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:40.231842Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:49db61b210b1efd99e163695320343e3177d55065deacf310ce439e5ff797098","observation_id":"78d79964-8767-47e7-85ce-438705b7e5e5","resolution":{"observed_at":"2026-08-07T04:34:40.231842Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:46.944080Z","title":"A Case for Exploiting Subarray-level Parallelism (SALP) in DRAM,","venue":null,"work_id":"930accf1-69bf-4f7b-9af3-8738f3d2f7e2","year":2012},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":73,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:40.298217Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:45dc8ff10c569898304a3f2263cb9c6e08a8b78e79ec9b9e7da721bf4922a85d","observation_id":"dd35f2c5-8ce1-4f45-bb8e-668d434bd183","resolution":{"observed_at":"2026-08-07T04:34:47.029853Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:46.799685Z","title":"Controller for A Synchronous DRAM That Maximizes Throughput by Allowing Memory Requests And Commands to be Issued Out Of Order,","venue":null,"work_id":"685c2e57-ab03-47e3-945b-df28363fc6bf","year":1997},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":74,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:40.374372Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:ff5ae5836f5d25c8779ab1a55ed91ed164772e648caba5a72d6d40e70c655158","observation_id":"c755ce2b-0bb4-40e3-b331-7cc6ed1d30a8","resolution":{"observed_at":"2026-08-07T04:34:46.866261Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:46.626626Z","title":"Memory Access Scheduling,","venue":null,"work_id":"1904b56a-2910-4c4b-8bdc-01cab1cc766a","year":2000},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":75,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:40.440006Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:59882cf62c12fecaaa5922e22e75547640a27ab370d132d76670d541e0cdecfa","observation_id":"f1f934cd-e788-4705-933e-c8b9fad1ccf0","resolution":{"observed_at":"2026-08-07T04:34:46.703624Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:46.514110Z","title":"Parallelism-aware Batch Scheduling: Enhancing Both Performance And Fairness Of Shared DRAM Systems,","venue":null,"work_id":"ffaf426f-8166-453f-a875-e38f0ee3a861","year":2008},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":76,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:40.510784Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:43b2776c9ccf4d305e36835210bea8d8a2b225f5c9bc55f82afbdbb2bfc9f0ac","observation_id":"a47d71bc-293f-497d-83d1-3fec72ef8d8b","resolution":{"observed_at":"2026-08-07T04:34:46.573589Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:46.366827Z","title":"Stall-time Fair Memory Access Scheduling For Chip Multiprocessors,","venue":null,"work_id":"b79ccc8b-26f4-4e83-a897-505410829842","year":2007},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":77,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:40.588314Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:f244cf0a334322eb8324e13981e37d75a1cb35a12559de2c8ebc0597e24b748c","observation_id":"39a79c17-1423-4c3f-9bcc-cfe55a87664d","resolution":{"observed_at":"2026-08-07T04:34:46.432449Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:46.258123Z","title":"The Blacklisting Memory Scheduler: Achieving High Performance And Fairness At Low Cost,","venue":null,"work_id":"28b3e61b-c39d-4047-9805-7a5a1cc7c289","year":2014},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":78,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:40.692462Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:452b961fc878b08801a9bb9f8e67fefa21dea0e3eb25c98772c95825bbb3e7e2","observation_id":"73ce0f8d-071d-4e01-a096-8a1ce1c12f74","resolution":{"observed_at":"2026-08-07T04:34:46.301049Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:46.118915Z","title":"BLISS: Balancing Performance, Fairness And Complexity In Memory Access Scheduling,","venue":null,"work_id":"f46e5735-2e5d-400e-adc9-9c1d50bfc7a4","year":2016},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":79,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:40.764969Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:f55cc288f5045de47265bc5814fee8be4be650b4a46bf06b0a499b821796aac9","observation_id":"d9ec632a-78f3-48b3-8daf-7139254edc91","resolution":{"observed_at":"2026-08-07T04:34:46.181928Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:46.004272Z","title":"OpenHW Group – Website,","venue":null,"work_id":"713133ce-209a-4747-8307-e6246d4ded68","year":null},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":80,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:40.826297Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:03264dfb94da5e9d5703702f9fe961a522e455eae847b42299a1a4b6f3c94a16","observation_id":"3da56824-abb4-4bf5-a971-4f0ec849f42c","resolution":{"observed_at":"2026-08-07T04:34:46.067980Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:45.865205Z","title":"The Rocket Chip Generator,","venue":null,"work_id":"a4f74f01-1897-41df-a6cb-1550b8b5e899","year":2016},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":81,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:40.910267Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:61dfff01267b081508a1e62c69f86069bcc62aba8f5dbde956ea4163567a0d5f","observation_id":"0cf5d2a3-0715-4228-8056-4d2323caefdc","resolution":{"observed_at":"2026-08-07T04:34:45.906666Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:45.752581Z","title":"IBM z15: A 12-Core 5.2GHz Microprocessor,","venue":null,"work_id":"630f186c-9f6d-4b79-a4ec-986f29c7496e","year":2020},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":82,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:40.932058Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:27b50a8ae2e4321b1fa781141e5bced28b1419f8c43336bd9ef35b3168df8017","observation_id":"04e98bbb-2f73-4ee3-b3e6-4b63128cc127","resolution":{"observed_at":"2026-08-07T04:34:45.792911Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:45.638077Z","title":"IBM Telum: a 16-Core 5+ GHz DCM,","venue":null,"work_id":"43fb900e-f062-442b-8a6f-db37fc6470e3","year":2022},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":83,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:40.970184Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:070b298ecec9066218b4930b2ff5957a5b615dd7119f9426fd656b37138642fe","observation_id":"eb34b287-bc94-4d47-b179-ee94466fafa2","resolution":{"observed_at":"2026-08-07T04:34:45.696483Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:45.539427Z","title":"DRAM Bender — Github Repository,","venue":null,"work_id":"d3adfd58-90a2-4dde-b978-5496274b8840","year":2022},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":84,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:41.058863Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:13ee1e7ebcd12e290f64a29156a8bc1816eadd294e775eaaa536013c35df5d5f","observation_id":"fa2749f8-c608-4313-99b6-f68240679e1c","resolution":{"observed_at":"2026-08-07T04:34:45.567587Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:45.400357Z","title":"Chisel: Constructing Hardware in a Scala Embedded Language,","venue":null,"work_id":"24a6605e-3270-412c-8f2a-6ed9f2637eab","year":2012},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":85,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:41.119479Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:49bac575b53df5ab4e02b15e84b33f252b2f4a95909c57eae8f28956e88e5695","observation_id":"10426beb-f06e-4599-9d82-78478aaa5434","resolution":{"observed_at":"2026-08-07T04:34:45.468658Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:45.238174Z","title":"A Highly Productive Implementation of an Out-of-order Processor Gen- erator,","venue":null,"work_id":"1e0ec7e2-c577-44fa-a5ee-644a793c384f","year":2018},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":86,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:41.210590Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:37d4b4c207fd031848cf0b8df51b5cd274ff4880e88bde31522932fa79da6ea7","observation_id":"49c177a7-e567-4e31-ba47-05a6e7bd7231","resolution":{"observed_at":"2026-08-07T04:34:45.346335Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:45.054630Z","title":"LMbench: Portable Tools for Performance Analysis","venue":null,"work_id":"6a6fc736-2ed9-4d47-be8f-412ffe64d4b6","year":1996},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":87,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:41.265539Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:bb6a0909e53e568c20fdec2c23deeceb2b88c0254f01a4a9631fae0be9ac0958","observation_id":"9ccccc9f-fe64-4658-8635-ad962b6b942a","resolution":{"observed_at":"2026-08-07T04:34:45.141212Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:44.900727Z","title":"Xilinx VCU 108 FPGA Board,","venue":null,"work_id":"105168bc-af1b-4f55-aad3-07bce12409d7","year":null},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":88,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:41.341304Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:6983ef007bea5179e05532f9f12fdcba008cb1550a0305e1422cc86d0d7f2055","observation_id":"f85a1673-3e9d-4907-bbe7-a3acc7b470bd","resolution":{"observed_at":"2026-08-07T04:34:44.987645Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:44.814923Z","title":"Ramulator 2.0,","venue":null,"work_id":"a624a94c-f3fb-4017-858a-cf94854124e6","year":null},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":89,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:41.443333Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:3f33ec2074bf79e6b41f4a3262e962fc232ee3eb8f4131f2bf4c447bf2821186","observation_id":"ace84d75-9777-4099-8abb-c235f9a7f79e","resolution":{"observed_at":"2026-08-07T04:34:44.854574Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:44.640589Z","title":"Design-induced Latency Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction Mechanisms,","venue":null,"work_id":"8311f4d0-2bba-4ccc-9d47-9d9cae2172e2","year":2017},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":90,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:41.533348Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:01c1c053447a2c45ad72595faa00aa762949e62122b567e371bbb16b371f4b77","observation_id":"edc1934b-d77d-4ada-9ca2-cb1835d7f592","resolution":{"observed_at":"2026-08-07T04:34:44.708138Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:44.488795Z","title":"DDR4 SDRAM EDY4016A - 256Mb x 16,","venue":null,"work_id":"f5ea6d11-b1e9-422d-8b26-523f7c6bd84c","year":2014},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":91,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:41.625435Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:e2712d46c2fbb9e1aa0952083d629ae5a3aba230799ad690294a463f0b1d6ece","observation_id":"572db324-99a0-4e63-a28d-10ec0640e839","resolution":{"observed_at":"2026-08-07T04:34:44.579275Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:44.382956Z","title":"Space/time Trade-offs In Hash Coding With Allowable Errors,","venue":null,"work_id":"0f5482d7-d75b-467b-9af2-376dcc257404","year":1970},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":92,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:41.716999Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:b7e6a9ceecad5267e25c4f6031e4ac0ad9d5d262cd7a4affe678537b3e80bbad","observation_id":"1fa58864-3d88-49ae-b797-546937ab5c96","resolution":{"observed_at":"2026-08-07T04:34:44.414771Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:44.294276Z","title":"RAIDR: Retention-aware Intelligent DRAM Refresh,","venue":null,"work_id":"4cfb951d-7e52-49c1-9964-7d9b61ee06c5","year":2012},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":93,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:41.793866Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:6b94b8bd8f679c2f0a45d078f369b26d4af762c688695ee7cd5db701f89cc7cf","observation_id":"1e8ea48d-bbec-4dc4-8411-63fb0ef1c98a","resolution":{"observed_at":"2026-08-07T04:34:44.339474Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:44.164098Z","title":"MEG: A RISCV-based System Emu- lation Infrastructure for Near-data Processing Using FPGAs and High-bandwidth Memory,","venue":null,"work_id":"72dec13c-7937-49fc-9348-1f4ecc694cec","year":2020},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":94,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:41.918316Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:ded61640dc95c96cda5c610ba44ee5ba1d11f4286b20844488f864dfa492f1e5","observation_id":"209ad862-08d9-4b52-9881-c35cdb76dcc5","resolution":{"observed_at":"2026-08-07T04:34:44.230657Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:44.075586Z","title":"Fast Bulk Bitwise AND And OR In DRAM,","venue":null,"work_id":"c8ee48d5-c1e2-40d6-8d3b-7c771ad19b96","year":2015},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":95,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:42.004572Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:8ad56e5b45f47f11c31f26e5d77adaaa43e64b3c00a40be161f56c1472cc7003","observation_id":"5d5aa6e9-c440-4d83-bde3-4be3dccfcaf6","resolution":{"observed_at":"2026-08-07T04:34:44.113797Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:44.001096Z","title":"Ambit: In-memory Accelerator For Bulk Bitwise Operations Using Commodity DRAM Technology,","venue":null,"work_id":"21ff526a-a3d6-4f8e-8862-1c8d650323a7","year":2017},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":96,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:42.123039Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:2070d2c15dd301028dc48f7b19e693cef1dca9c5d0aebf53340f197746363dca","observation_id":"e82c35eb-7853-4693-8721-9662b0b6d938","resolution":{"observed_at":"2026-08-07T04:34:44.034203Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:43.837723Z","title":"Softmc — Github Repository,","venue":null,"work_id":"27567063-a702-4499-a35f-0c3d4af4dfc5","year":2017},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":97,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:42.291417Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:e9aa84d896ddd966f1bc963be6458f22b1585e55b3006db3e79e0567a12c7d30","observation_id":"fd857ab8-9772-41fa-b31d-7df0062d18a5","resolution":{"observed_at":"2026-08-07T04:34:43.936099Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:43.721847Z","title":"The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions By Exploiting The Latency–reliability Tradeoff In Modern DRAM Devices,","venue":null,"work_id":"499b43a6-7ed9-4e3e-a821-1d508ac218d8","year":2018},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":98,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:42.408175Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:2a2f389aa3a7f80ddbb95612f80962e5040c7208a09d88ed27e2572c35aa7bd7","observation_id":"0ddcc223-81ec-4df7-ac3b-03fe1f072bd0","resolution":{"observed_at":"2026-08-07T04:34:43.767212Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:43.572535Z","title":"Exploiting DRAM Latency Variations for Generating True Random Numbers,","venue":null,"work_id":"a338cc1c-f197-4171-aaa3-d2dbac9ddf83","year":2019},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":99,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:42.564320Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:73963f9379cb89726f474e260aeac49b33a9dd0962f97ec3bc6c5bf5f6c2943b","observation_id":"8aa4dc71-7e19-4a9e-a83f-ad10314aa27f","resolution":{"observed_at":"2026-08-07T04:34:43.640863Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:34:43.420798Z","title":"AVATAR: A Variable- retention-time (VRT) Aware Refresh for DRAM Systems,","venue":null,"work_id":"734793d2-a643-4477-a24e-7d5252fbd006","year":2015},"citing_paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques","version":2},"reference_index":100,"source":"pdf_text","source_observed_at":"2026-08-07T04:34:42.684499Z"},"links":{"citing_paper":"/paper/2506.10441"},"observation_digest":"sha256:d8fa5c164a660c082dddb95d08872489189cd0913d080a1a43cc8a3931ff295b","observation_id":"131fcc7a-b2b3-43d8-be14-cde71d563c5d","resolution":{"observed_at":"2026-08-07T04:34:43.471868Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-11T06:34:44.6726+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2506.10441","last_updated":"2025-06-23T14:06:48Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-10T21:04:54.784738Z","submitted_at":"2025-06-12T07:43:50Z","title":"EasyDRAM: An FPGA-based Infrastructure for Fast and Accurate End-to-End Evaluation of Emerging DRAM Techniques"},"reference_resolution":{"displayed":100,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":28,"verified_exact":0,"verified_fuzzy":72},"total_outbound_references":102},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-11T06:34:44.6726+00:00","source":"crossref"},{"observed_at":"2026-08-11T06:34:36.301508+00:00","source":"retraction_watch"}],"thesis":"As of 11 August 2026, this Paper Citation Record lists 100 of 102 outbound references and 0 inbound Pith citation observations for arXiv:2506.10441."}