{"as_of":"2026-08-16T01:41:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:6e2449686382596944c8ba8a056661fd78165d76f20ec107d80f6b6ba25a4028","coverage":[{"denominator":30,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":30,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T04:27:03.044289Z","state":"measured"},{"denominator":30,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":30,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-15T06:32:42.880941+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2506.10577/citation-record","integrity":"/paper/2506.10577/integrity","json":"/paper/2506.10577/citation-record.json","paper":"/paper/2506.10577"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.358790Z","title":"In: Proceedings of the 56th Annual Design Automation Conference 2019","venue":null,"work_id":"876b9ee7-816e-48a1-a328-daa339beff69","year":2019},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:02.935412Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:f46cf88f8ca916db70a61de871976debbb67a4b0387faf7f2bbbafee6369a7eb","observation_id":"aea714c1-3d60-4eaf-b543-8598dd3a1d43","resolution":{"observed_at":"2026-08-07T04:27:03.362154Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.349083Z","title":null,"venue":null,"work_id":"d2a0132f-7648-4b7a-8800-9e3b370d12c2","year":2022},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:02.940412Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:1effb56317d446722d7fb8748d4ea220dadf9aa79ce947350c993effb7bcb6df","observation_id":"611f7699-f67f-45ad-aab7-a868c5ec90cd","resolution":{"observed_at":"2026-08-07T04:27:03.352494Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.337464Z","title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 41(5), 1209–1221 (2021)","venue":null,"work_id":"ed36e72c-cdfc-4f2e-95cb-ab951fb7d25c","year":2021},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:02.944491Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:89e694228194d8f3ab961df8e12b2eaaa95a66f9d5c87137529c74f2aa22f4c1","observation_id":"d86b4994-daec-4c5b-8c72-123d10e77180","resolution":{"observed_at":"2026-08-07T04:27:03.341837Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.327898Z","title":"Advances in Neural Information Processing Systems 34, 16508–16519 (2021)","venue":null,"work_id":"3f266554-8eb2-435c-abcd-df4b1771e22f","year":2021},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:02.948417Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:c95b74f9df0b48e03373d6bfaa9ee6b2053f996e470c6c96c9a5afdd73810829","observation_id":"02371fdb-bbdf-485c-8897-6eb060fef888","resolution":{"observed_at":"2026-08-07T04:27:03.331192Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.318072Z","title":"International Conference on Learning Representations (2023)","venue":null,"work_id":"abedf4dd-1c14-450f-9a02-771db831f901","year":2023},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:02.952534Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:75b9dbab2fb9d39db39877678834aed4c55c0d3f0d802f2a50c0d675db2951a3","observation_id":"11cbdd93-b6c2-4a6b-bc30-6b89afed765e","resolution":{"observed_at":"2026-08-07T04:27:03.321485Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.307745Z","title":"Advances in Neural Information Processing Systems 30 (2017) 10 GNNs for Automatic Addition of Optimizing Components in PCB Schematics A PREPRINT","venue":null,"work_id":"865dd6d2-5dfb-46ac-aa33-0f5914f66923","year":2017},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:02.956325Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:af11e5e13217334137d03024c309f8c32d9cc4f6449c58b7b72acd98ee46320f","observation_id":"608e60ce-8ec9-484d-bb7d-dd227c2b2897","resolution":{"observed_at":"2026-08-07T04:27:03.312071Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.298099Z","title":"In: 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)","venue":null,"work_id":"e1ab5dbc-c2d9-49ed-8ed4-e1138a49108f","year":2020},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:02.960674Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:c026c2d956bf0d3bfad7430e80b0fa022e49e48573bff8e1ca15a85d4a5fb88c","observation_id":"31db7185-fa49-4e44-bf3e-d04be4f9d41c","resolution":{"observed_at":"2026-08-07T04:27:03.301348Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.288324Z","title":"International Conference on Learning Representations (2020)","venue":null,"work_id":"bd1a8432-9e85-4f98-b92c-c4b6e1ed6f20","year":2020},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:02.964269Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:da5b4c73015a5dce9730c4ed70fda82c903ca05e3058e8fc43c41a2ca938c1a7","observation_id":"3e79dbc6-5ffc-4247-b42a-cab1dbaf5c23","resolution":{"observed_at":"2026-08-07T04:27:03.291594Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.278906Z","title":"ACM Transactions on Design Automation of Electronic Systems (TODAES) 26(5), 1–46 (2021)","venue":null,"work_id":"7c3b16e6-cfa1-4f19-b659-84b46201fa7e","year":2021},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:02.967770Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:16be64b0d619036cac7b1283384a10ed07d466963e93abd13cc16067b75f30a5","observation_id":"c6d54702-37a5-4a57-8393-da5f70f1ae82","resolution":{"observed_at":"2026-08-07T04:27:03.282121Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1611.07308","last_updated":"2016-11-21T11:37:17Z","snapshot_observed_at":"2026-08-14T21:29:27.927932Z","submitted_at":"2016-11-21T11:37:17Z","title":"Variational Graph Auto-Encoders","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1611.07308","snapshot_observed_at":"2026-08-07T04:27:02.971903Z","title":"arXiv preprint arXiv:1611.07308 (2016)","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:02.971903Z"},"links":{"cited_paper":"/paper/1611.07308","citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:5a4bf7ce2e252730add69e886e8a7cd7900da48d4848f98ca07331de4d1a23d7","observation_id":"c8d39eb8-e518-4b2e-9f07-271533da75da","resolution":{"observed_at":"2026-08-07T04:27:02.971903Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.269264Z","title":"International Confer- ence on Learning Representations (2017)","venue":null,"work_id":"f46dcae0-19e8-4351-a9d9-0180396f9bd6","year":2017},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:02.975877Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:cdc6789a68860a924aa86a4e35b3fc502fea2651390cea581a6b775de6a69a08","observation_id":"426df976-36d0-4996-91a3-31bfe49789ad","resolution":{"observed_at":"2026-08-07T04:27:03.272638Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.259811Z","title":"In: 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","venue":null,"work_id":"518dbbcb-30df-48be-aaac-c19037f4bc6c","year":2020},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:02.979354Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:981850f8e04b9db2f1aae5c7f09140d66f073df0b43a8b008fea0df1abc6db20","observation_id":"6241442e-8d48-43b0-9210-7b295ca79300","resolution":{"observed_at":"2026-08-07T04:27:03.262972Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.250260Z","title":"International Conference on Learning Represen- tations (2019)","venue":null,"work_id":"26998942-9f93-4323-b9eb-71fd7126afc6","year":2019},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:02.982942Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:256c89eb3add248190ef85a721965634719e5946fedda1602c8c1046103dd912","observation_id":"dcec0c9b-5f26-42a1-8bbb-1ddca7571b85","resolution":{"observed_at":"2026-08-07T04:27:03.253611Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.240510Z","title":"Electronics 11(3), 435 (2022)","venue":null,"work_id":"ecc3ff14-861a-443b-aeac-c02d783d1f16","year":2022},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:02.986804Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:767e64eb56655c8a8ce1c1be4a64ebf3746ba048033f8686f4e5507d10f2b49e","observation_id":"d305ad01-52e5-4c9c-91e8-a7e0a0a4100b","resolution":{"observed_at":"2026-08-07T04:27:03.243569Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2004.10746","last_updated":"2020-04-22T17:56:07Z","snapshot_observed_at":"2026-08-10T07:39:19.641872Z","submitted_at":"2020-04-22T17:56:07Z","title":"Chip Placement with Deep Reinforcement Learning","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2004.10746","snapshot_observed_at":"2026-08-07T04:27:02.990203Z","title":"arXiv preprint arXiv:2004.10746 (2020)","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:02.990203Z"},"links":{"cited_paper":"/paper/2004.10746","citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:9d928c31130b1e0d79e59abc72e89135cf546c8abd992ad5e50ccbd634e9a9b3","observation_id":"f171e03b-9ea3-47ad-a5fa-3f900e14159d","resolution":{"observed_at":"2026-08-07T04:27:02.990203Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.231158Z","title":"Nature 594(7862), 207–212 (2021)","venue":null,"work_id":"90b6f969-3a9a-4e8f-adbd-0126e18b13d5","year":2021},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:02.994225Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:e12b5d1255dc3c57b124c23bbe45ca9a459eb270ac2212cf20b4972165048e95","observation_id":"cc1e1b83-d25f-4e12-8e41-f25fc841c29d","resolution":{"observed_at":"2026-08-07T04:27:03.234575Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1908.10084","last_updated":"2019-08-27T08:50:17Z","snapshot_observed_at":"2026-08-14T05:02:11.716316Z","submitted_at":"2019-08-27T08:50:17Z","title":"Sentence-BERT: Sentence Embeddings using Siamese BERT-Networks","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1908.10084","snapshot_observed_at":"2026-08-07T04:27:02.997726Z","title":"arXiv preprint arXiv:1908.10084 (2019)","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:02.997726Z"},"links":{"cited_paper":"/paper/1908.10084","citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:96a9998a735c8995bfb52257b33d3e09488b1f691324cc6e186fab42525a3c28","observation_id":"95ac3b77-87c3-41a0-bb43-cf8ed9ca528c","resolution":{"observed_at":"2026-08-07T04:27:02.997726Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.221976Z","title":"In: 2020 57th ACM/IEEE Design Automation Conference (DAC)","venue":null,"work_id":"f94b4fc8-a904-4541-8b5d-beea969138be","year":2020},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:03.001515Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:e76248bc6570ca868347db8a6073b8f7727c9cdef290842542217524b36777e9","observation_id":"64c990cc-f5e9-4e32-8074-e2521c3d3469","resolution":{"observed_at":"2026-08-07T04:27:03.225218Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.212726Z","title":"Neural Computing and Applications 35(16), 12145–12157 (2023)","venue":null,"work_id":"d032e248-7fd8-4f5c-97d9-27a8b95f1d02","year":2023},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:03.004961Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:e1b11c3b71ef86564692b77a824bfa292295269e39820e626c10370480bb3546","observation_id":"ef8fd78f-14fc-49e7-b261-4e1c3ec503a8","resolution":{"observed_at":"2026-08-07T04:27:03.216045Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.202342Z","title":"ACM Transactions on Design Automation of Electronic Systems 28(2), 1–27 (2023)","venue":null,"work_id":"8c045752-6857-4928-b18f-5f1cea206130","year":2023},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:03.008416Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:d00f4cec87ebb488e93c1e3a4afedff502cbc16de8c1b2e75e1c583f4bfc398f","observation_id":"4fe8796f-0317-4d1b-8ba1-11153f5d9c3d","resolution":{"observed_at":"2026-08-07T04:27:03.205835Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.191954Z","title":"In: 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","venue":null,"work_id":"eacd1b29-2bd4-4764-a8a0-c3e2b6181a42","year":2020},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:03.012521Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:0a86259e8c8ca3f90e3d163b5a2304321ff186af3f1db157c0c4c2099e6f151d","observation_id":"adade457-3642-412c-b118-f718d686d19e","resolution":{"observed_at":"2026-08-07T04:27:03.195409Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.182423Z","title":"In: Proceedings of the Thirtieth International Joint Conference on Artificial Intelligence (2021)","venue":null,"work_id":"7329deeb-5669-4d56-ace3-aa5f7122db0c","year":2021},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:03.016313Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:71d1f4495ee929eff9d87b41da418210eed7b8b39276afb77ba5be87c15be166","observation_id":"a98d438b-cbf9-4826-bfa3-cd58d107df10","resolution":{"observed_at":"2026-08-07T04:27:03.185780Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.172217Z","title":"In: 2024 25th International Symposium on Quality Electronic Design (ISQED)","venue":null,"work_id":"2d695d9f-9bc9-4a52-b291-12f01bd65ddd","year":2024},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:03.019739Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:c9e4e33cc6fe858612d30a8d00e6619312868501ac16dc62e6fc20f8c100aebc","observation_id":"eafd59e2-8e9d-49a6-b0a3-b4a9eec76a27","resolution":{"observed_at":"2026-08-07T04:27:03.175767Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.162534Z","title":"International Conference on Learning Representations (2018)","venue":null,"work_id":"a62cd61f-021c-478a-9c57-ade1c533932c","year":2018},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:03.023179Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:9ef6f5ddbd3b69a5f5e9ee28d5e522433653cb8052e1a69bf11767d9128586dd","observation_id":"b03a2f90-23a4-48a4-9a60-bed09ed82f60","resolution":{"observed_at":"2026-08-07T04:27:03.166170Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.152323Z","title":"In: 2020 57th ACM/IEEE Design Automation Conference (DAC)","venue":null,"work_id":"296ba277-88e6-4e9a-979a-a786682e5c41","year":2020},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:03.026583Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:578020ce24e4e2a58704e004e965d8400f7e5f5881ed211ebaa5beea8d98755a","observation_id":"6536d509-b6ed-4a5a-835d-280489e95b92","resolution":{"observed_at":"2026-08-07T04:27:03.156071Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.141571Z","title":"Advances in Neural Information Processing Systems 33, 5776–5788 (2020)","venue":null,"work_id":"a13a34ff-6e1d-4359-ba85-82a98a9e837c","year":2020},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:03.030123Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:146858c0ad8fad866b01ecdd3069b5ed25964208b0f53e1350f7be1816e1bd02","observation_id":"b89cd0d3-2358-4e48-a521-dbba71fa4e4e","resolution":{"observed_at":"2026-08-07T04:27:03.145488Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.131899Z","title":"In: 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)","venue":null,"work_id":"c65f61f3-f28d-443c-baab-a947157d0af9","year":2018},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:03.033500Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:c3ca59cd779aae1fe695bfa0aaedb0d54e0bab645197d04a070a97721fbab004","observation_id":"6144a27f-bb19-4e98-b4b7-7566c444395e","resolution":{"observed_at":"2026-08-07T04:27:03.135241Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.121743Z","title":null,"venue":null,"work_id":"74c86297-5c44-4001-850c-5347da187eab","year":2019},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:03.037083Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:bdaee15b2b2d41428d9fdd9285207b8146d59a1253f0da71be4ee2f5ad336c84","observation_id":"0d64ca83-3d71-468b-93f1-1ae51ef448fb","resolution":{"observed_at":"2026-08-07T04:27:03.125258Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.111577Z","title":"In: Proceedings of the 55th Annual Design Automation Conference","venue":null,"work_id":"1d961108-7c52-4d19-a8fc-8cf3703fbec8","year":2018},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:03.040747Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:f7afcdea69da3c3e13da0cff52c52b61a2e2b9ade056ebd405ddfd1753a06779","observation_id":"fb794eda-ef48-489d-927c-ca42058763ce","resolution":{"observed_at":"2026-08-07T04:27:03.115250Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T04:27:03.099505Z","title":null,"venue":null,"work_id":"d6a5e753-b03c-4974-8d66-c6cd663bfc13","year":2018},"citing_paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-07T04:27:03.044289Z"},"links":{"citing_paper":"/paper/2506.10577"},"observation_digest":"sha256:b043bce63b030f4f1f38dca7fe616cfbe7500cd1a45840cf0e2d8824d53335d2","observation_id":"72541f48-81de-4853-8173-ab3ba140c814","resolution":{"observed_at":"2026-08-07T04:27:03.104111Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2506.10577","last_updated":"2025-06-12T11:12:18Z","latest_version":1,"primary_category":"cs.LG","snapshot_observed_at":"2026-08-15T20:37:49.436767Z","submitted_at":"2025-06-12T11:12:18Z","title":"Graph Neural Networks for Automatic Addition of Optimizing Components in Printed Circuit Board Schematics"},"reference_resolution":{"displayed":30,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":6,"verified_exact":0,"verified_fuzzy":24},"total_outbound_references":30},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"thesis":"As of 16 August 2026, this Paper Citation Record lists 30 of 30 outbound references and 0 inbound Pith citation observations for arXiv:2506.10577."}