{"as_of":"2026-08-10T23:27:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:177d74440f39026f834450c92c2e1add163df1190c3e9e56486dfd22089f392e","coverage":[{"denominator":272,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":100,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-07T00:44:18.773351Z","state":"measured"},{"denominator":100,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":100,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-10T06:31:04.303077+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2506.12947/citation-record","integrity":"/paper/2506.12947/integrity","json":"/paper/2506.12947/citation-record.json","paper":"/paper/2506.12947"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:05.520589Z","title":"Processing Data Where It Makes Sense: Enabling In-Memory Computation,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:05.520589Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:d51b748bbe992eb2792034d462c8212a914e51f55e738187a01de189d25b65f2","observation_id":"513db901-7d74-4c9e-a7ef-f81750c98cba","resolution":{"observed_at":"2026-08-07T00:44:05.520589Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2012.03112","last_updated":"2025-02-06T09:15:04Z","snapshot_observed_at":"2026-08-10T21:05:07.770646Z","submitted_at":"2020-12-05T19:59:49Z","title":"A Modern Primer on Processing in Memory","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2012.03112","snapshot_observed_at":"2026-08-07T00:44:05.609535Z","title":"A Modern Primer on Processing in Memory,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:05.609535Z"},"links":{"cited_paper":"/paper/2012.03112","citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:4d6d6fba307566c023e8cb682f88bafa0a2d02884e31fcfe86e85f0a1c8dc257","observation_id":"80d7ffa1-8beb-45ea-b201-4afd8bd6be38","resolution":{"observed_at":"2026-08-07T00:44:05.609535Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:05.778256Z","title":"Memory Scaling: A Systems Architecture Perspective,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:05.778256Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:aa05724d49860b5d09ae48e8c0a1a54871e05ffdba5adde9d7ec2794ba309d6e","observation_id":"477d4ddc-1a26-4f93-bf7a-a206cc3b91c2","resolution":{"observed_at":"2026-08-07T00:44:05.778256Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:05.894592Z","title":"Research Problems and Opportunities in Memory Systems,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:05.894592Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:e32aa4d16d823949cdd252d1fca632c1e0737e24c67ef8303d88550536049286","observation_id":"e9ef4a62-2c15-49a7-affb-0597665fcc88","resolution":{"observed_at":"2026-08-07T00:44:05.894592Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:06.028779Z","title":"The Tail at Scale,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:06.028779Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:a452b4e69d7dd26da762f97674554cde61c7c332794d9d17cbd489a5bb3d4879","observation_id":"9b390a99-cf9d-4a66-ba4b-27dc44500c61","resolution":{"observed_at":"2026-08-07T00:44:06.028779Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:06.171704Z","title":"Profiling a Warehouse-Scale Computer,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:06.171704Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:4e2bd984e1307096af593bef1bb90ba0279152d01bbfb2f2d703f0df2744f7a6","observation_id":"73b8099d-7156-49a3-8edb-16970e6f6f06","resolution":{"observed_at":"2026-08-07T00:44:06.171704Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:06.336684Z","title":"Clearing the Clouds: A Study of Emerging Scale-Out Workloads on Modern Hardware,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:06.336684Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:8ea4f29424e364e88bd48d4d982764a8c2b5a6cced8104c174ab6dfa6241d7f9","observation_id":"266f19c6-6ab8-4d8a-bb2d-120fe74a566d","resolution":{"observed_at":"2026-08-07T00:44:06.336684Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:06.500739Z","title":"Bigdatabench: A Big Data Benchmark Suite from Internet Services,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:06.500739Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:1c1070df33780f0b18c193e72e5adf647c09642b61ce6285acfffa85dbabc076","observation_id":"7456d077-9905-4649-bd0a-f90f435311cc","resolution":{"observed_at":"2026-08-07T00:44:06.500739Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:06.656234Z","title":"Enabling Practical Processing in and Near Memory For Data-Intensive Computing,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:06.656234Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:67fc6fbf8e3e212ea74f423fe3b865199f2c6439f2b162fb41e626b7f6e58bc0","observation_id":"070685b5-6896-46dc-b121-c348de34d2d0","resolution":{"observed_at":"2026-08-07T00:44:06.656234Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:06.816728Z","title":"Intelligent Architectures for Intelligent Machines,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:06.816728Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:5d185022bc478693f7893341ca2ad5a49a19082591349731de8adbe20faab2f1","observation_id":"ca73600a-32d5-4645-932a-492c0f922a96","resolution":{"observed_at":"2026-08-07T00:44:06.816728Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:06.975060Z","title":"Processing-in- Memory: A Workload-Driven Perspective,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:06.975060Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:877decdbbbb0c780407d495d3d621eaf2ca49ac4898b3272b4480645d708a0a2","observation_id":"f9336f68-c906-4334-ab10-2b80693f7e4b","resolution":{"observed_at":"2026-08-07T00:44:06.975060Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:07.133467Z","title":"DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:07.133467Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:49282c6971e16177170906a0376efade7cdc90f166c633a107a10dcb5296668d","observation_id":"76213821-077b-420c-abc0-5cbac1e5ea32","resolution":{"observed_at":"2026-08-07T00:44:07.133467Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:07.282570Z","title":"Google Workloads for Con- sumer Devices: Mitigating Data Movement Bottlenecks,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:07.282570Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:4b89fb3eb9bd5d89836a6e1a9912eb57602e25297ec0e57c79c386c7868f39ec","observation_id":"dfce3b97-b502-4145-b168-6bf18b4992f2","resolution":{"observed_at":"2026-08-07T00:44:07.282570Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:07.475817Z","title":"Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:07.475817Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:3c23cbed289548133e8f8d923c8fe9297ad5270ae4f84476fc27187a4af7751b","observation_id":"a417852e-b875-44f4-b30f-c62c596090ea","resolution":{"observed_at":"2026-08-07T00:44:07.475817Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:07.593237Z","title":"Reducing Data Movement Energy via Online Data Clustering and Encoding,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:07.593237Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:8da59e4b00b12ca0c759924a56b39f028f13d78ab29fa8451fa50a18e917d651","observation_id":"97e0b726-42ce-4994-b356-4141e536e7c1","resolution":{"observed_at":"2026-08-07T00:44:07.593237Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:07.716971Z","title":"Quantifying the Energy Cost of Data Movement for Emerging Smart Phone Workloads on Mobile Platforms,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:07.716971Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:e810805a545faf4a26edddfb47a79b0daa9cd75b7d18c54234a67a7a3dc58d84","observation_id":"1bec4002-1edb-4dac-ac07-86bd97b8cb86","resolution":{"observed_at":"2026-08-07T00:44:07.716971Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:07.892772Z","title":"EDEN: Enabling Energy-Efficient, High-Performance Deep Neural Network Inference Using Approximate DRAM,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:07.892772Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:d5fafae343b55178fafe8a53144b9026790b946bc3368716ef28eb64d06d9556","observation_id":"199f79bd-7daa-4748-a863-d01b3e8f5336","resolution":{"observed_at":"2026-08-07T00:44:07.892772Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:08.097722Z","title":"Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:08.097722Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:94fcca28003b3fc2561ced418f3f95a86eb7d302ee3a33e8ea7ee9f7f155d0dc","observation_id":"d901c190-98c1-49e3-b9db-5eaa9e9b4ecb","resolution":{"observed_at":"2026-08-07T00:44:08.097722Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:08.228365Z","title":"Reflections on the Memory Wall","venue":null,"work_id":null,"year":2004},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:08.228365Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:5bedb3330109a78e7bc010a5995a272ad49581686e9f7633d2b8ef94837f127b","observation_id":"941c6d1b-91a2-409a-9940-6ddbefc71c53","resolution":{"observed_at":"2026-08-07T00:44:08.228365Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:08.381154Z","title":"The Memory Gap and the Future of High Performance Memories,","venue":null,"work_id":null,"year":2001},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:08.381154Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:26c646735f9bf9ad7fd2145a49288bd8612bd881ec4529fca722c43a5a20809b","observation_id":"e719c40d-0bf8-4ccc-a377-236fa4f09879","resolution":{"observed_at":"2026-08-07T00:44:08.381154Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:08.536387Z","title":"A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:08.536387Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:9720370c3d8f3ed3572302cc743505cba39b4f53aba286bb40e7546a9c71380d","observation_id":"13db2fd9-eefe-40fa-afd8-2d9208269ebb","resolution":{"observed_at":"2026-08-07T00:44:08.536387Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:08.726162Z","title":"Hitting the Memory Wall: Implications of the Obvious,","venue":null,"work_id":null,"year":1995},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:08.726162Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:a890a44c5c3fc72adebaca4c41a34b0376cbec8a2445cec94c3318ea51787723","observation_id":"b5d09b6c-7495-421c-88a8-5a944e66fc6f","resolution":{"observed_at":"2026-08-07T00:44:08.726162Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:08.883065Z","title":"Demystifying Complex Workload–DRAM Interactions: An Experimental Study,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:08.883065Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:ec835271306999f9e2c39eb3ca9c32345eccb589208e10658fa274607bb2ffc6","observation_id":"4e8b2dd0-5c44-45d4-bb05-ea8c92fe65e2","resolution":{"observed_at":"2026-08-07T00:44:08.883065Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:09.054185Z","title":"A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:09.054185Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:d626353d78c8855dc398f5885c90b0b281bf6a5ccd0fc9ba7a5d6cc20fc07a9f","observation_id":"9476393f-58b2-47f5-9990-c49f93431115","resolution":{"observed_at":"2026-08-07T00:44:09.054185Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:09.188974Z","title":"PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:09.188974Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:ca736c5fe3b586b4e2283b944fee01a014fede3b6e676f137a0cc17d6cf55a10","observation_id":"5bdd9ef5-ea83-43f1-98a8-777ace9436e8","resolution":{"observed_at":"2026-08-07T00:44:09.188974Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:09.334263Z","title":"Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:09.334263Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:60fbd8311031579c7929c151bc2cc0149518ef459e94ce409599becb91ae7eab","observation_id":"c086c3de-c4be-4450-af2f-3419adc0e436","resolution":{"observed_at":"2026-08-07T00:44:09.334263Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:09.530456Z","title":"FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:09.530456Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:e53a53733529be412fdbff142b5fadb9e27fc3c175a0f2acc3aadb4ce1197cef","observation_id":"e0f270ca-9559-4cc8-84ee-b401e469aa8e","resolution":{"observed_at":"2026-08-07T00:44:09.530456Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:09.678390Z","title":"It’s the Memory, Stupid!","venue":null,"work_id":null,"year":1996},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:09.678390Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:40d4e59cb3de886d12279b097d64a5773d6143c0e10e4610d535ce126dd9c24b","observation_id":"25eef7c3-b252-41e3-b064-7f8769e5ad9e","resolution":{"observed_at":"2026-08-07T00:44:09.678390Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:09.846097Z","title":"Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:09.846097Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:41fbc67e68409c2c096ed562df4eb20739f5318ad01d09acba298108dae73133","observation_id":"e017b672-a38f-47a3-8fc1-b05aa69e86e1","resolution":{"observed_at":"2026-08-07T00:44:09.846097Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:10.016409Z","title":"Fast Bulk Bitwise AND and OR in DRAM,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:10.016409Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:c016bb8e5c0bda5f93ff257c8f259c7664a6b6c623da0d0dffffa0051166fddf","observation_id":"35075c68-3132-4026-a495-61b02b1968bc","resolution":{"observed_at":"2026-08-07T00:44:10.016409Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1905.09822","last_updated":"2020-04-05T14:08:23Z","snapshot_observed_at":"2026-08-10T20:44:04.522545Z","submitted_at":"2019-05-23T06:17:39Z","title":"In-DRAM Bulk Bitwise Execution Engine","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1905.09822","snapshot_observed_at":"2026-08-07T00:44:10.113094Z","title":"In-DRAM Bulk Bitwise Execution Engine,","venue":null,"work_id":null,"year":1905},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:10.113094Z"},"links":{"cited_paper":"/paper/1905.09822","citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:6c0f087012da05442263bcf2ea736a9f21379630301b7aef5fa7d795a85e41d5","observation_id":"c15cb6a4-a9f5-423e-a54b-fa8f0cff6206","resolution":{"observed_at":"2026-08-07T00:44:10.113094Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:10.241666Z","title":"SIMDRAM: A Framework for Bit-Serial SIMD Processing Using DRAM,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:10.241666Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:a2d00d0b7fecda238717cd190501b0463e4b6ac1b0559104c5de668b58c62ed6","observation_id":"e5eacc39-3490-43f3-a9f1-8631df42807f","resolution":{"observed_at":"2026-08-07T00:44:10.241666Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:10.361616Z","title":"Memory-Centric Computing: Recent Advances in Processing-in-DRAM,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:10.361616Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:bc1433ac5699666af7c56c778412d02c8d9017005a35b3f639eba6a540643372","observation_id":"f40a5dc4-bc2a-457e-a537-4998ebb35f12","resolution":{"observed_at":"2026-08-07T00:44:10.361616Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:10.507589Z","title":"Memory-Centric Computing: Solving Com- puting’s Memory Problem,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:10.507589Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:835b759948e85bbd50aef7d2c97ce293804fb2baed9d4795d4a0ac85e814221e","observation_id":"2ad16592-d5cc-4c33-86e8-a739b850f9a9","resolution":{"observed_at":"2026-08-07T00:44:10.507589Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:10.681033Z","title":"Bitmap Index Design and Evaluation,","venue":null,"work_id":null,"year":1998},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:10.681033Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:e0eb090d9965a9593df2b5257b2b6bc71d66598a2d0a195c2edb833b79e70943","observation_id":"a7eb69dd-f091-4bcd-8a4c-9588e882300b","resolution":{"observed_at":"2026-08-07T00:44:10.681033Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:10.819280Z","title":"Bitmap Index Design Choices and Their Perfor- mance Implications,","venue":null,"work_id":null,"year":2007},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:10.819280Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:54bee5866098ab9ec29eb1cf6b90a83f956ae9451c664214074e8c174cb144b0","observation_id":"66f0873a-129c-44b7-b982-9a05d05b55ca","resolution":{"observed_at":"2026-08-07T00:44:10.819280Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:10.964870Z","title":"WideTable: An Accelerator for Analytical Data Processing,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:10.964870Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:a4d7aae0f5c682dcced9be138927f9d0cea8a3e100b15eb9783911cb90516d98","observation_id":"329f1a5a-c8eb-40a1-be7d-5c358c4ed2f2","resolution":{"observed_at":"2026-08-07T00:44:10.964870Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:11.103542Z","title":"BitWeaving: Fast Scans for Main Memory Data Processing,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:11.103542Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:0da7a032e11d858f3caaaa7f35e25ea642eddae7336214d1812f732fc6413ef9","observation_id":"94435a41-9e74-45df-8972-1b9ef901ab2d","resolution":{"observed_at":"2026-08-07T00:44:11.103542Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:11.255446Z","title":"BitFunnel: Revisiting Signatures for Search,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:11.255446Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:a6eab130430673f207c8e37089e9ebaf6e93a69c6eb16fd48c3f79fa9ab029cc","observation_id":"97725f92-4edd-4b07-a6db-b8f8e87a56e2","resolution":{"observed_at":"2026-08-07T00:44:11.255446Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:11.375309Z","title":"RowClone: Fast and Energy- Efficient In-DRAM Bulk Data Copy and Initialization,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:11.375309Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:3f23730d5718492394173c9be1dbd4f5c1cf6fb070c03627d0c0a66ecea33f3c","observation_id":"e066121c-dd62-40f5-ad82-22a68c8e6eee","resolution":{"observed_at":"2026-08-07T00:44:11.375309Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:11.518149Z","title":"FastBit: An Efficient Indexing Technology for Accelerating Data-Intensive Science,","venue":null,"work_id":null,"year":2005},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:11.518149Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:1246e25aef803bedf30ca0fddfe9256d7bf02f01192433a318851c3b21a28252","observation_id":"8ad52a69-eed9-4385-a371-121d12295397","resolution":{"observed_at":"2026-08-07T00:44:11.518149Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:11.640811Z","title":"Encoded Bitmap Indexing for Data Warehouses,","venue":null,"work_id":null,"year":1998},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:11.640811Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:7282e3ebe7dfef2d10528065e726b0c9e1dcab39fbf4ebe3dde0677c32025c3f","observation_id":"a4953597-9141-4488-a4df-a71210938210","resolution":{"observed_at":"2026-08-07T00:44:11.640811Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:11.748309Z","title":"Redis bitmaps,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:11.748309Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:a2d097b77391256fdc5643442cc2ca5f4a3393833b28adea29829e3a1dba47cd","observation_id":"c3761972-779a-4168-9a00-31721ff70cf5","resolution":{"observed_at":"2026-08-07T00:44:11.748309Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:11.812453Z","title":"Understanding Bulk-Bitwise Processing In-Memory Through Database Analytics,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:11.812453Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:b5a568608b291d530b00433458b87be61c988139dae18b8971b6c015c05e5be8","observation_id":"256238bd-fe7c-48ec-8c65-fe76189a42b6","resolution":{"observed_at":"2026-08-07T00:44:11.812453Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:11.884461Z","title":"Bluedbm: An Appliance for Big Data Analytics,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:11.884461Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:df1f31e40ddbd3b20cf35a8852d9da4aaf7686cca7e05c7f94f15ad620074f30","observation_id":"d499ed14-4753-4bbc-a8bc-350b9e2b7362","resolution":{"observed_at":"2026-08-07T00:44:11.884461Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:11.951368Z","title":"Catalina: In-Storage Processing Acceleration for Scalable Big Data Analytics,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:11.951368Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:b117db683648f82b5fb6abf86d0c764a496d856fe589d6ce452227c0d31bb27a","observation_id":"5023a393-1dd5-4142-b663-530a703d8986","resolution":{"observed_at":"2026-08-07T00:44:11.951368Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:12.052467Z","title":"SmartSSD: FPGA Accelerated Near-Storage Data Analytics on SSD,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:12.052467Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:821a14c4e86fdcc950b3348e43b3a514ed9a47299d1fbb51a44e24adf8420c49","observation_id":"4850104c-ccf4-4794-a7e9-ad3c752f3237","resolution":{"observed_at":"2026-08-07T00:44:12.052467Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:12.164917Z","title":"SISA: Set- Centric Instruction Set Architecture for Graph Mining on Processing-in-Memory Systems,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:12.164917Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:e2eec81c6807dbf26b5b7578b82f734cbd2bc8194e50ca2282a86bf7d7a55460","observation_id":"4eb04a82-de1b-4be7-8ec5-20b8e4288764","resolution":{"observed_at":"2026-08-07T00:44:12.164917Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:12.291638Z","title":"Direction-Optimizing Breadth-First Search,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:12.291638Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:9cc2a2f0eb17c8ab0b31ab76f8b59fa88f5d1c60ff26a1d8fbd9e648327957ed","observation_id":"8862006d-9a4a-44de-9d3c-7fb2ace4ac64","resolution":{"observed_at":"2026-08-07T00:44:12.291638Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:12.419048Z","title":"Pinatubo: A Processing-in-Memory Architecture for Bulk Bitwise Operations in Emerging Non-Volatile Memories,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:12.419048Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:4c0cf49174a310b0b744610a2c46af76cd9348324f841f755e7a6be520b873e5","observation_id":"17def44a-82ee-4d81-9432-dc909007df5d","resolution":{"observed_at":"2026-08-07T00:44:12.419048Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:12.491246Z","title":"Parabit: Processing Parallel Bitwise Operations in NAND Flash Memory Based SSDs,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:12.491246Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:5afe292aaf7341da8d4ad0f9db11151e3226402917ca4697e69bf0c0052a996a","observation_id":"68e4b405-3f5e-4586-8aee-5908bdc20e34","resolution":{"observed_at":"2026-08-07T00:44:12.491246Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:12.552158Z","title":"Gatekeeper: A New Hardware Architecture For Accelerating Pre-Alignment In DNA Short Read Mapping,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:12.552158Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:1147b4c15b1c0fb61aa8ac896d2d1631d0f8cb8626b1737f7217f1f67b22904d","observation_id":"1ed449f1-1a8b-47d6-a4d2-60d80215bafc","resolution":{"observed_at":"2026-08-07T00:44:12.552158Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:12.675293Z","title":"BitPAl: A Bit-Parallel, General Integer- Scoring Sequence Alignment Algorithm,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:12.675293Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:34a1cb4fb87b93aff26b9c6aba70a49bd29e4e5e67532f150fb04c4cd54bf3ad","observation_id":"53a49809-9a07-474b-9ab1-b3a851e6dbaf","resolution":{"observed_at":"2026-08-07T00:44:12.675293Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:12.761431Z","title":"Shifted Hamming Distance: A Fast and Accurate SIMD-Friendly Filter to Accelerate Alignment Verification in Read Mapping,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:12.761431Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:0ee2ad73a24d38d8069516ccea5d6d73bde35594d3ed3caaee0c26c920e179c3","observation_id":"c8f8e1e2-0fe9-4279-8f74-0178fc2bb5d3","resolution":{"observed_at":"2026-08-07T00:44:12.761431Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:12.825207Z","title":"GenASM: A High- Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:12.825207Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:ca7de71e4e456269603e4ec79f772f78b1f395190ff14cd226e0680b5c66e60e","observation_id":"1fd42078-916c-49a8-b5d8-3ed47a15187b","resolution":{"observed_at":"2026-08-07T00:44:12.825207Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:12.906148Z","title":"GRIM-Filter: Fast Seed Filtering in Read Mapping using Emerging Memory Technologies,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:12.906148Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:5249266aedcf92297e8cec6b5bd63c04cb602e4f2b3932f5565328ff00998c34","observation_id":"b5ae27e4-0976-4525-997b-b3adc730d234","resolution":{"observed_at":"2026-08-07T00:44:12.906148Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:12.984948Z","title":"A Fast Bit-Vector Algorithm for Approximate String Matching Based on Dynamic Programming,","venue":null,"work_id":null,"year":1999},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:12.984948Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:7455e65a0387e645eab3a81675f02ae0492a848c336430fccd02039deaea67e0","observation_id":"2baf18d5-7f4c-487a-9ca6-e841892e9713","resolution":{"observed_at":"2026-08-07T00:44:12.984948Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:13.077108Z","title":"Optical Image Encryption Based on XOR Operations,","venue":null,"work_id":null,"year":1999},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:13.077108Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:3585e4a0fa610726f91dfc4619976ad04b0b04ba6f21f038d370a56d877eb2cc","observation_id":"7bd7da86-f4f0-4b8c-ab04-e2fa999bafd1","resolution":{"observed_at":"2026-08-07T00:44:13.077108Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:13.226898Z","title":"XOR-based Visual Cryptog- raphy Schemes,","venue":null,"work_id":null,"year":2005},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:13.226898Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:a1b4719758dc78622494fb4c6034358e8923919801f5ef68aaf2ebbc734378f6","observation_id":"f47b7a38-7655-455d-a720-4d4d2abc7c9d","resolution":{"observed_at":"2026-08-07T00:44:13.226898Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:13.369920Z","title":"Sparse Distributed Memory and Related Models,","venue":null,"work_id":null,"year":1992},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:13.369920Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:f84d74e8e361a28d335cdc762f192d1cbb5981158e9c72f6efc86894c96c2586","observation_id":"560a3a06-d790-4486-b338-6b598ed1c4b4","resolution":{"observed_at":"2026-08-07T00:44:13.369920Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:13.544505Z","title":"Hyperdimensional Computing: An Introduction to Computing in Distributed Representation with High-Dimensional Random Vectors,","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:13.544505Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:d140d427b899602909230da8c03bf2ad806206bb9a5f62b25f17bf6dcad214f9","observation_id":"5b76c3a0-0059-49d9-a54c-0353d66acfb5","resolution":{"observed_at":"2026-08-07T00:44:13.544505Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:13.685607Z","title":"In-memory Hyperdimensional Computing,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":62,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:13.685607Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:10d1661b03c0b6b25bc90f53b63cbdf8d02b5ee69f5c8b93452d303ac7e2b126","observation_id":"b9ff0424-f49a-4769-8261-dac7c57109ef","resolution":{"observed_at":"2026-08-07T00:44:13.685607Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:13.802918Z","title":"PAPI: Exploiting Dynamic Parallelism in Large Language Model Decoding with a Processing-In-Memory-Enabled Computing System,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":63,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:13.802918Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:cef4623f12ff9a3da27cf86ec83dd3b70acfe7e486604720f2471f199c140c8a","observation_id":"4d191b4f-34b3-42e8-a025-d4bc7938663c","resolution":{"observed_at":"2026-08-07T00:44:13.802918Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:13.902899Z","title":"PIM Is All You Need: A CXL-Enabled GPU-Free System for Large Language Model Inference,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:13.902899Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:b025c85f1246526acc3bdce0105a66357875cc38b7e47651c681f3ce68bc1072","observation_id":"4578acd5-bf4a-475e-9dc3-8817a68a0d86","resolution":{"observed_at":"2026-08-07T00:44:13.902899Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:14.013814Z","title":"TransPIM: A Memory-Based Acceleration via Software-Hardware Co-Design for Transformer,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":65,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:14.013814Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:0e05bcbec0a786ad41590bcad68da250c43ef0d67fb346c41a08abe775b9b917","observation_id":"959b474b-83da-4d2f-968f-292b35fbbe63","resolution":{"observed_at":"2026-08-07T00:44:14.013814Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:14.127906Z","title":"AttAcc! Unleashing the Power of PIM for Batched Transformer-based Generative Model Inference,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":66,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:14.127906Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:4e91636f1265e245d429f811316d110b6e26b1c827498d9e4cc33347040b3c12","observation_id":"c736616b-4d7f-4289-b33c-532accbbdb41","resolution":{"observed_at":"2026-08-07T00:44:14.127906Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:14.283683Z","title":"IANUS: Integrated Accelerator based on NPU-PIM Unified Memory System,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":67,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:14.283683Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:ad75793bc59a9074b7cdda777c60470984991cb322371cf40980141df52e7215","observation_id":"69fc1375-1749-43df-b86c-5b05a3a7f2a9","resolution":{"observed_at":"2026-08-07T00:44:14.283683Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:14.380913Z","title":"Duplex: A Device for Large Language Models with Mixture of Experts, Grouped Query Attention, and Continuous Batching,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":68,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:14.380913Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:be667c152712e00496562e3b84b66fb5ba415b90420d1bea5f944c4a98fa255c","observation_id":"504fecef-9457-4445-a5b1-65c64863d89b","resolution":{"observed_at":"2026-08-07T00:44:14.380913Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:14.506490Z","title":"Neupims: Npu-pim Heterogeneous Acceleration for Batched LLM Inferencing,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":69,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:14.506490Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:eeb689ba028d22e5cf93d58594c1db59419af756d91246d527c5de218f3b4fce","observation_id":"f9e90cd3-536f-4897-a81e-d206fa2219e6","resolution":{"observed_at":"2026-08-07T00:44:14.506490Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:14.605464Z","title":"Language Models are Few-Shot Learners,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":70,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:14.605464Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:10351267c46785bb03c20809608796b67237b5387a91105d5d36e7577f86100f","observation_id":"b4771de0-e550-49d3-8f66-bffe504640fc","resolution":{"observed_at":"2026-08-07T00:44:14.605464Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:14.788779Z","title":"BERT: Pre-training of Deep Bidirectional Transformers for Language Understanding,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":71,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:14.788779Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:5222de7a4632baf6cf1b427f1a23940b8c8f444d94811ee3ac336b022e29eb51","observation_id":"c7ac51ad-ad52-4ffc-bba7-25e80d26e6d1","resolution":{"observed_at":"2026-08-07T00:44:14.788779Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:14.920271Z","title":"Generative Adversarial Networks,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":72,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:14.920271Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:77b2fb124eb7e8966878ac784aaa73996cef070184b53c2fe41eb2016f7df023","observation_id":"374f8476-7525-463a-a54c-2d77929e041a","resolution":{"observed_at":"2026-08-07T00:44:14.920271Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:15.049239Z","title":"ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":73,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:15.049239Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:e2ddd1e1146d13d5b309474623e1b4a2a71ccec8eb5b2f64e4e69a1bd18d9033","observation_id":"2e505cf5-9c09-4945-bd1b-056df5ef7891","resolution":{"observed_at":"2026-08-07T00:44:15.049239Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:15.243540Z","title":"FracDRAM: Fractional Values in Off-the-Shelf DRAM,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":74,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:15.243540Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:3efa1b9b4a29f7225b99bb50ac6c049ccd926a554fc7d34095686b2454f31ef8","observation_id":"6c5a062d-662e-4241-bd50-817b230acfff","resolution":{"observed_at":"2026-08-07T00:44:15.243540Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:15.479579Z","title":"DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":75,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:15.479579Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:11b5e8324e7e09d40ca6db71e185352b31980172717a83cf6c132e66eb636d4c","observation_id":"a1b303ee-8ff3-4437-a3fe-aff5726c5812","resolution":{"observed_at":"2026-08-07T00:44:15.479579Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:15.616225Z","title":"QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":76,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:15.616225Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:1d6195076d3fbea7e82e19cbfcd554023ce72b94d2429e8099c45ad80b671fce","observation_id":"08667d2c-7697-4ee6-ba59-6551bb26162a","resolution":{"observed_at":"2026-08-07T00:44:15.616225Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:15.739992Z","title":"PiDRAM: A Holistic End-to-end FPGA-based Framework for Processing-in-DRAM,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":77,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:15.739992Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:04e0cea64141409f56b627cb11b073f03980725f3bb91bae53f6ac8feb6f970b","observation_id":"84f3d48e-9836-4b03-9d9c-8facbd6afc2a","resolution":{"observed_at":"2026-08-07T00:44:15.739992Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:15.869955Z","title":"Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":78,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:15.869955Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:b72082142a740f48ef204bf65a752a14e48a4efd23264b1d879539688b61fcf1","observation_id":"1e4bd2fc-5a3a-4d8d-9cde-250d86227689","resolution":{"observed_at":"2026-08-07T00:44:15.869955Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:16.020220Z","title":"Simultaneous Many- Row Activation in Off-the-Shelf DRAM Chips: Experimental Characterization and Analysis,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":79,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:16.020220Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:8d86e864fd4ac98fb20aed7b3935e308fe09927c81d58724ad43c622d9a37cdf","observation_id":"c7aae3ca-b421-4617-803a-6a4501cfc88d","resolution":{"observed_at":"2026-08-07T00:44:16.020220Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:16.146186Z","title":"MIMDRAM: An End-to-End Processing-Using-DRAM System for High- Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Processing,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":80,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:16.146186Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:0045b5c27d500c9ef96fe0f8969f4c1b5c07238a3b5c9042d7efafcbd8cc072d","observation_id":"6ec36187-c584-445c-9c79-32c8c9a64e36","resolution":{"observed_at":"2026-08-07T00:44:16.146186Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:16.264816Z","title":"Buddy-RAM: Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAM,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":81,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:16.264816Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:54afdbe2579b37e5dfa686c9b1873aacf2281067f7eabaddba503f9301006912","observation_id":"6a56c62b-852e-4541-bb68-1bcab7d36751","resolution":{"observed_at":"2026-08-07T00:44:16.264816Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1610.09603","last_updated":"2016-10-30T05:01:54Z","snapshot_observed_at":"2026-07-06T05:16:41.164761Z","submitted_at":"2016-10-30T05:01:54Z","title":"The Processing Using Memory Paradigm:In-DRAM Bulk Copy, Initialization, Bitwise AND and OR","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1610.09603","snapshot_observed_at":"2026-08-07T00:44:16.441679Z","title":"The Processing Using Memory Paradigm: In-DRAM Bulk Copy, Initialization, Bitwise AND and OR,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":82,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:16.441679Z"},"links":{"cited_paper":"/paper/1610.09603","citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:fa50733177f17d35535f1ca3b819bdf43e3b3ec88041c4af3afd0ea349eb6411","observation_id":"578429a3-4dc8-4ef1-ab7e-cc4496520bcf","resolution":{"observed_at":"2026-08-07T00:44:16.441679Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:16.568629Z","title":"RowClone: Accelerating Data Movement and Initialization Using DRAM,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":83,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:16.568629Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:f4c6fd4acaf0a32877d635ea9b32338bedb98127101aa3714ae9f63ab8e88456","observation_id":"dcbe52db-e514-4f08-a742-c5da715e1cf0","resolution":{"observed_at":"2026-08-07T00:44:16.568629Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:16.695365Z","title":"MajorK: Majority Based Kmer Matching in Commodity DRAM,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":84,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:16.695365Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:542fd51c71f21a3dab5c5ccfcc1593ca6ecd5e659646b16e0f16c8fc8970adb6","observation_id":"acab8634-33ff-44bb-972f-ac748845b34b","resolution":{"observed_at":"2026-08-07T00:44:16.695365Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:16.851096Z","title":"Exploiting Hardware Vulnera- bilities to Attack Embedded System Devices: A Survey of Potent Microarchitectural Attacks,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":85,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:16.851096Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:9724ce8e50d9e2df51df99d264dc3e17fbd0283ff1a0b893545b7267c6eabc74","observation_id":"c864cd2f-237c-4d25-82d6-56267e475a73","resolution":{"observed_at":"2026-08-07T00:44:16.851096Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:16.936646Z","title":"Attacking Deterministic Signature Schemes using Fault Attacks,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":86,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:16.936646Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:4ca8dbca0c41e7d7f75fcb0d7a741ad29f2a45f92a160d8f3058a33dc02f6eec","observation_id":"68687ecf-d696-47a3-8770-2a0d5e3ad5d8","resolution":{"observed_at":"2026-08-07T00:44:16.936646Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:17.066437Z","title":"Throwhammer: Rowhammer Attacks Over the Network and Defenses,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":87,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:17.066437Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:629308a40cf1ad8f014707c3bb951dcf4d4718d8d74edf837e2d14a6650d7a6d","observation_id":"1487ede5-4d95-4ae1-8ed2-f463599bc4c3","resolution":{"observed_at":"2026-08-07T00:44:17.066437Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:17.219884Z","title":"OpenSSL Bellcore’s Protection Helps Fault Attack,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":88,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:17.219884Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:29152e798ba51d81682117ccbeced4b6b748905a0a4f8152fa728c834d32eb06","observation_id":"d05dd11d-e697-4d42-8cdd-569a81aecf4d","resolution":{"observed_at":"2026-08-07T00:44:17.219884Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:17.297845Z","title":"Software-Only Reverse Engi- neering of Physical DRAM Mappings for Rowhammer Attacks,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":89,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:17.297845Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:b9a80ca470c69b3df09228853a2a6e3de26eec89a868026d3c47916a7d244777","observation_id":"dd9851d4-d6fd-4188-932c-c36b3f868752","resolution":{"observed_at":"2026-08-07T00:44:17.297845Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:17.411190Z","title":"Triggering Rowhammer Hardware Faults on ARM: A Revisit,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":90,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:17.411190Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:0de2100d4057204fad52f63b58df66802403022dda2a07157b1d8e4fe5b0e3e0","observation_id":"4ac8a992-ee5a-4957-b230-d62985f32468","resolution":{"observed_at":"2026-08-07T00:44:17.411190Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:17.564171Z","title":"Advanced Fault Attacks in Software: Exploiting the Rowhammer Bug,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":91,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:17.564171Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:a8162b7a7c8e794ae00ebee1b9829a28ef9a7a8c2e2a3457b88d068bad7b3e5c","observation_id":"9dc3ac8f-a931-421e-a4bb-bc90e66be239","resolution":{"observed_at":"2026-08-07T00:44:17.564171Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:17.714559Z","title":"Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":92,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:17.714559Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:942b9c56da4c7430b9efdbfcf83d223dfe579f9b287430a4a4b61836b76a4c71","observation_id":"8d786582-4576-4253-b7cb-922293a0153f","resolution":{"observed_at":"2026-08-07T00:44:17.714559Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:17.848604Z","title":"Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":93,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:17.848604Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:b9565466a7e12b3a1e4856fb030ad80db19418aaec78c2f3890b5cdbb9b8d98a","observation_id":"0fd75ea6-eee1-4fc5-bd32-364569460ddd","resolution":{"observed_at":"2026-08-07T00:44:17.848604Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:17.950089Z","title":"RowHammer — GitHub Repository,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":94,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:17.950089Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:a56ae992bd13b1ebc6490de565b268087671642d80a916f3478db4a678c4c1ff","observation_id":"d8077e82-ce58-4541-b7a8-3b3546975ba1","resolution":{"observed_at":"2026-08-07T00:44:17.950089Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:18.067627Z","title":"Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":95,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:18.067627Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:c6b80019f25a7c7724df6289f7e2dfa79986b44d821e995bcebfaa82afde9375","observation_id":"b17f7811-b254-4416-b041-e86c52ae2889","resolution":{"observed_at":"2026-08-07T00:44:18.067627Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:18.213517Z","title":"Drammer: Deterministic Rowhammer Attacks on Mobile Platforms,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":96,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:18.213517Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:5bee8bcbc4c6bd5d073b1a1966ddf0e9c4d0d6b56b3340dd08f6529f0caac848","observation_id":"fabbe6bf-8fce-413e-b978-f7a392badaf7","resolution":{"observed_at":"2026-08-07T00:44:18.213517Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:18.351995Z","title":"Rowhammer.js: A Remote Software-Induced Fault Attack in Javascript,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":97,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:18.351995Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:210535268514000f406b84605817b9d6bb173c2945e10e25f83c71ccdb9bf070","observation_id":"1dab34a0-f7bc-42b3-91a4-3e793a58a521","resolution":{"observed_at":"2026-08-07T00:44:18.351995Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:18.485611Z","title":"Flip Feng Shui: Hammering a Needle in the Software Stack,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":98,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:18.485611Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:7bad8c0c4ec1e97190468f01606dccaab7dd57080d800d5aa3296a869b45c8e8","observation_id":"7eb014b6-fcc2-4af9-9dd0-1e9cf5ab86bd","resolution":{"observed_at":"2026-08-07T00:44:18.485611Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:18.671639Z","title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":99,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:18.671639Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:c7be4c838fd3dbf736e809e80a0287457df95489a21148b1c1419e542992b1aa","observation_id":"f88ad49a-d066-4515-9077-6bb491526dab","resolution":{"observed_at":"2026-08-07T00:44:18.671639Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-07T00:44:18.773351Z","title":"One Bit Flips, One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips","version":1},"reference_index":100,"source":"pdf_text","source_observed_at":"2026-08-07T00:44:18.773351Z"},"links":{"citing_paper":"/paper/2506.12947"},"observation_digest":"sha256:9d664334596e87b8d8bc62702804281ab4c842932d642a434204398c0ff84a9f","observation_id":"b3475927-2cc2-4b39-a5ef-7c1e3fc1379a","resolution":{"observed_at":"2026-08-07T00:44:18.773351Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2506.12947","last_updated":"2025-06-15T19:17:50Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-10T21:05:40.294727Z","submitted_at":"2025-06-15T19:17:50Z","title":"PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips"},"reference_resolution":{"displayed":100,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":100,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":272},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 100 of 272 outbound references and 0 inbound Pith citation observations for arXiv:2506.12947."}