{"as_of":"2026-08-18T07:53:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:84bb90dcc6ec7a69d7a859e63d90cab3359c1e93777b955fbf8c4320da46e77c","coverage":[{"denominator":27,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":27,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T19:10:41.871909Z","state":"measured"},{"denominator":31,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":31,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-18T06:34:40.430872+00:00","state":"measured"},{"denominator":4,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":4,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-16T00:08:22.457101Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-04T15:09:55.510146Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"cited_work":{"arxiv_id":"2507.06376","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2507.06376","snapshot_observed_at":"2026-07-04T15:09:55.510146Z","title":null,"venue":null,"work_id":"1ea81c74-c5d7-40c1-ac2b-aaf6adbfe3a4","year":2025},"citing_paper":{"arxiv_id":"2606.27350","last_updated":"2026-07-17T09:01:07Z","snapshot_observed_at":"2026-08-02T10:03:38.525225Z","submitted_at":"2026-06-25T17:55:37Z","title":"CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-06-26T01:48:58.638094Z"},"links":{"cited_paper":"/paper/2507.06376","citing_paper":"/paper/2606.27350"},"observation_digest":"sha256:fcbbee6688e52063e1a7c3053052eabf3f1ecef10857e8ef84c1ec02f8bb84bb","observation_id":"df847452-6846-4b1a-8e8a-2524b913833e","resolution":{"observed_at":"2026-07-04T15:09:55.511479Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"cited_work":{"arxiv_id":"2507.06376","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2507.06376","snapshot_observed_at":"2026-07-04T15:09:55.510146Z","title":null,"venue":null,"work_id":"1ea81c74-c5d7-40c1-ac2b-aaf6adbfe3a4","year":2025},"citing_paper":{"arxiv_id":"2606.27350","last_updated":"2026-07-17T09:01:07Z","snapshot_observed_at":"2026-08-02T10:03:38.525225Z","submitted_at":"2026-06-25T17:55:37Z","title":"CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-06-30T10:15:10.471751Z"},"links":{"cited_paper":"/paper/2507.06376","citing_paper":"/paper/2606.27350"},"observation_digest":"sha256:4781e2ddccb95e14c3293372b648513736c95c3123a69b79be6b239d7dcd7b81","observation_id":"b2dcd971-5c87-4bdc-b1fd-9ec6be6ca49a","resolution":{"observed_at":"2026-06-30T12:44:39.791020Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.06376","snapshot_observed_at":"2026-08-02T10:03:40.076737Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2606.27350","last_updated":"2026-07-17T09:01:07Z","snapshot_observed_at":"2026-08-02T10:03:38.525225Z","submitted_at":"2026-06-25T17:55:37Z","title":"CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research","version":3},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-02T10:03:40.076737Z"},"links":{"cited_paper":"/paper/2507.06376","citing_paper":"/paper/2606.27350"},"observation_digest":"sha256:561069d26db6ffcc34020b8c4d4e84592b74741f21046e2b7379b0de865d0292","observation_id":"7bf20d7b-c43d-4c61-b124-a6a068a7385d","resolution":{"observed_at":"2026-08-02T10:03:40.076737Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.06376","snapshot_observed_at":"2026-08-16T00:08:22.457101Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.12635","last_updated":"2026-08-12T22:50:11Z","snapshot_observed_at":"2026-08-17T22:39:50.980077Z","submitted_at":"2026-08-12T22:50:11Z","title":"GateTruth: Auditing the Rigor of RTL Design Benchmarks via Mutation Testing","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-16T00:08:22.457101Z"},"links":{"cited_paper":"/paper/2507.06376","citing_paper":"/paper/2608.12635"},"observation_digest":"sha256:88aff3b8f159fd71df0e72f731db53ebf4bae6ef06ecf60a419fbb263a4438b2","observation_id":"80b4e30c-51b9-4f17-b638-86e6dbe8c6e2","resolution":{"observed_at":"2026-08-16T00:08:22.457101Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2507.06376/citation-record","integrity":"/paper/2507.06376/integrity","json":"/paper/2507.06376/citation-record.json","paper":"/paper/2507.06376"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:42.196811Z","title":"Agile SoC development with open ESP,","venue":null,"work_id":"ecb88367-923c-47b4-9864-e01a500ab54d","year":2020},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.782478Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:76cc02a5d49499b6a9cc580be8ccd464591e89dd239ed66a63842bd0271dab68","observation_id":"ab83605c-6237-4dfe-acf7-eca365aca53d","resolution":{"observed_at":"2026-08-06T19:10:42.200791Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:42.186494Z","title":"Invited: A modular digital VLSI flow for high-productivity SoC Design,","venue":null,"work_id":"b5ae6771-fd3a-44aa-82e7-b80039b60e50","year":2018},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.786435Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:da8947a35e7d759f914a77e5690fc8fda6bb8b4c0adabe757581c714b374011d","observation_id":"998055d5-2a1c-4ba3-a111-7305095a6638","resolution":{"observed_at":"2026-08-06T19:10:42.190194Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:42.176079Z","title":"Rashinkar, P","venue":null,"work_id":"5dd143e9-394d-47b7-a064-75721b60675a","year":2007},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.790324Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:8ebca2a467411ef050e24f807e4dd19ce464c5eb087007ad7ce93aa2cb86a571","observation_id":"d873e4a0-9b08-4ebb-a124-165a0b77484c","resolution":{"observed_at":"2026-08-06T19:10:42.179708Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:42.164644Z","title":"Chipyard: Integrated design, simulation, and implementation framework for custom SoCs,","venue":null,"work_id":"07b10c1d-2c8f-4a04-acd0-e1ae66c9e26e","year":2020},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.793926Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:3a7cedce9861de02123a9865247908a5a873570fa35da4e15f54cbb6b0bee316","observation_id":"8dcd5391-ebbc-4d0d-a92b-fada6d7393e8","resolution":{"observed_at":"2026-08-06T19:10:42.168633Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:42.154130Z","title":"Does SoC hardware development become agile by saying so: A literature review and mapping study,","venue":null,"work_id":"337f4884-50b4-45a1-a13f-1f5390e5f654","year":2023},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.797894Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:cc9f83ad30e57cd259ad278682972e51067d6bd15bbe50f4b8231b98365a2d7e","observation_id":"a10eb477-fc2d-4205-aef0-9ccbe5ab0fd8","resolution":{"observed_at":"2026-08-06T19:10:42.157699Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:42.143224Z","title":"A scalable methodology for agile chip development with open-source hardware components,","venue":null,"work_id":"d597f31a-5295-4cfa-aa85-ca757b5b032a","year":2022},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.801904Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:39135432222cbe6d852dd0e366c738f13913bd502a208ac36a6b497103a936d1","observation_id":"5b6ff138-3e9d-4e54-8bca-1c76b7b030d9","resolution":{"observed_at":"2026-08-06T19:10:42.147220Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:42.132221Z","title":"Automatically improving LLM-based Verilog generation using EDA tool feedback,","venue":null,"work_id":"b881c8e3-f54e-435a-b52c-7184756c6547","year":2025},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.806270Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:3164ae5355bd9a52f680333a8ddabade67f2fdaf126f3b39fc0945f52960e2c8","observation_id":"b14c515b-d923-4f35-a816-646554c3a0b3","resolution":{"observed_at":"2026-08-06T19:10:42.135967Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:42.121021Z","title":"RTLFixer: Automatically fixing RTL syntax errors with Large Language Model,","venue":null,"work_id":"4caeec0b-f479-4ba2-b651-35077788d54c","year":2024},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.809921Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:5bcc1b1ccb9f70644247d1b34b5297fa7cfdeb1f8f61682aa1de997b866e3e14","observation_id":"07058aa9-5d4f-4b9f-88aa-c71dac7c2048","resolution":{"observed_at":"2026-08-06T19:10:42.124426Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-16T13:26:09.774186Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-08-06T19:10:41.813419Z","title":"Verilogcoder: Autonomous Verilog coding agents with graph-based planning and Abstract Syntax Tree (AST)-based waveform tracing tool,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.813419Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:c5b9c6902262a1a0e0883a1c1ea7076f2d8c9ed944b9ba7ef78f3e51504cf192","observation_id":"b77d8ad3-8379-48bf-9045-881bfb7c215a","resolution":{"observed_at":"2026-08-06T19:10:41.813419Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:42.109853Z","title":"RTLCoder: Outperforming GPT-3.5 in design RTL generation with our open-source dataset and lightweight solution,","venue":null,"work_id":"6d24d16e-b252-4b21-8faa-866bef498b08","year":2024},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.817529Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:3d1320a1aa77301928f6c43292bcb81aef8b649cdebc6960ed4af7b406f85d77","observation_id":"a9401cc9-e513-4f27-9327-bc1c60044d7a","resolution":{"observed_at":"2026-08-06T19:10:42.113877Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:42.099235Z","title":"Koios: A deep learning benchmark suite for FPGA architecture and CAD re- search,","venue":null,"work_id":"1aa39d67-889c-4bbd-abc1-0f583a3d5dce","year":2021},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.820827Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:8e0480a7c5daa0e6785f8bfda80f5721381fea84819b4258e7211ede5b628a84","observation_id":"7613b8b1-a378-40a6-9446-b6634bbb2dc0","resolution":{"observed_at":"2026-08-06T19:10:42.102981Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:42.085829Z","title":"Benchmarking Large Language Models for au- tomated Verilog RTL code generation,","venue":null,"work_id":"4368da66-99e3-4af0-90eb-930ae5c55407","year":2022},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.823779Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:b88a7628c48bbb801f700f702db26ce565ddb1f1d165d8dab8d13f6df8d34944","observation_id":"d8cfbb90-d333-418a-ac64-581c1d8615e8","resolution":{"observed_at":"2026-08-06T19:10:42.089754Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:42.074284Z","title":"VerilogEval: evaluating Large Language Models for Verilog code generation,","venue":null,"work_id":"10118104-92f4-4783-9c09-fe552dce5ad0","year":2023},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.826873Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:3aa2c75492945e0a98b04e05753c657488e7337f7e8ed7a9ab3db7c20bbf49b3","observation_id":"38016ae6-443a-45cf-b5e9-7e98c9fa330c","resolution":{"observed_at":"2026-08-06T19:10:42.077886Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2404.10875","last_updated":"2024-07-17T21:24:21Z","snapshot_observed_at":"2026-08-18T07:38:58.157986Z","submitted_at":"2024-04-16T19:52:26Z","title":"SA-DS: A Dataset for Large Language Model-Driven AI Accelerator Design Generation","version":2},"cited_work":{"arxiv_id":"2404.10875","doi":null,"metadata_source":"pith","pith_arxiv_id":"2404.10875","snapshot_observed_at":"2026-08-06T19:10:41.921910Z","title":"SA-DS: A Dataset for Large Language Model-Driven AI Accelerator Design Generation","venue":"cs.AR","work_id":"8d160d01-35cb-46ae-be71-74ab62f747ad","year":2024},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.830108Z"},"links":{"cited_paper":"/paper/2404.10875","citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:6aef458a333420080e087ce4430b8361785b6181e2f64a3de969e4e0212502e5","observation_id":"e9ad1171-7df0-41e1-9962-acda739cfd58","resolution":{"observed_at":"2026-08-06T19:10:41.926399Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:42.063837Z","title":"Gemmini: Enabling systematic deep-learning architecture evaluation via full-stack integration,","venue":null,"work_id":"56f4033c-6c0e-4f05-b241-7512843091f2","year":2021},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.833668Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:d1eac930f234c0eff4b0939623140b224111e5c8231e387de6fe5a87f33d574d","observation_id":"a839c39b-4c79-4358-bf74-d51466c26deb","resolution":{"observed_at":"2026-08-06T19:10:42.067365Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:42.053451Z","title":"MG-Verilog: multi- grained dataset towards enhanced LLM-assisted Verilog generation,","venue":null,"work_id":"b21ec76a-76cf-42b3-8fca-5df82c29e321","year":2024},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.836520Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:219ee3ce8b317789442a4e2cbeb51ff6e1774d2e6721bf3c566cafdbeb06e33a","observation_id":"97ce9d47-fb95-45a3-94e6-ab631642ef75","resolution":{"observed_at":"2026-08-06T19:10:42.056958Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:42.041928Z","title":"RTLLM: An open-source benchmark for design RTL generation with Large Language Model,","venue":null,"work_id":"7ea1f937-b66d-46bc-af84-e4605df8a95d","year":2024},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.839776Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:d7c368e9c6a12f0253c451844ece36c0a09df390dc83e815afbe7fa5cfab4422","observation_id":"72c097a7-4b35-4504-b842-2a7a1a16813a","resolution":{"observed_at":"2026-08-06T19:10:42.045874Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:42.031454Z","title":"RTL-Repo: A benchmark for evaluating LLMs on large-scale RTL design projects,","venue":null,"work_id":"2b7bd3e3-3bdc-47fc-9031-6d4c717d2c76","year":2024},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.842740Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:c1d5a2ca1dc8e5c525626a65b879e1fcd8f2b688c1e5618cb3b6a1a989facbf1","observation_id":"b8218551-9059-495a-94b1-e51f7ba0ad3f","resolution":{"observed_at":"2026-08-06T19:10:42.035251Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2411.03471","last_updated":"2025-01-27T18:27:32Z","snapshot_observed_at":"2026-08-16T13:02:38.339417Z","submitted_at":"2024-11-05T19:52:58Z","title":"MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs","version":2},"cited_work":{"arxiv_id":"2411.03471","doi":null,"metadata_source":"pith","pith_arxiv_id":"2411.03471","snapshot_observed_at":"2026-08-06T19:10:41.904520Z","title":"MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs","venue":"cs.AR","work_id":"72106dcb-bcda-442c-906a-d0ab0beed32a","year":2024},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.846090Z"},"links":{"cited_paper":"/paper/2411.03471","citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:bf607812f60233e09b7ed55c38f305f6953904b9feeebbe29db8d933832aaa81","observation_id":"3882ef19-e670-4ac7-adee-4b7789413a98","resolution":{"observed_at":"2026-08-06T19:10:41.910150Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:42.019852Z","title":"Kulal, P","venue":null,"work_id":"ed8778bc-110a-4fbd-b2c4-dfcbf562d74a","year":2019},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.849484Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:a44ac6d39970cf8c40e12e253d09a348b3fd38178d6f83d48ac00e837b118909","observation_id":"2b03c75e-abf3-409e-9a77-db54d05cf7f6","resolution":{"observed_at":"2026-08-06T19:10:42.024040Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:42.006618Z","title":"Domain-specific hardware accelerators,","venue":null,"work_id":"655a9d39-a7ae-4a90-9c59-a28d85beba25","year":2020},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.852968Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:393d2788d865eab6cc9bb386bef846cbb04a79bfcda1ddf637e6c4cf3dd4e2c0","observation_id":"d1b74594-10dc-4648-91af-bfd8e3fd11eb","resolution":{"observed_at":"2026-08-06T19:10:42.011713Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:41.996368Z","title":"An analysis of accelerator coupling in heterogeneous architectures,","venue":null,"work_id":"d5d73189-240b-4517-b6a7-64ae76f6e3b1","year":2015},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.856293Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:9d729634fdbd3a21c23249892151ee56fe93a8f1b73c4542ad6cce0efccd40a2","observation_id":"b1a3b132-4622-4016-a5a1-002719538135","resolution":{"observed_at":"2026-08-06T19:10:41.999526Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:41.986081Z","title":"Invited: The case for embedded scalable platforms,","venue":null,"work_id":"95fda306-27d8-4819-8d8d-63a5ae7d98be","year":2016},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.859143Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:5e91814b09745603bb3f86da9768df5665bd027b04d5cfaf743ada1eeed394de","observation_id":"34e78a03-a7e8-4556-bbfd-3e00edd62430","resolution":{"observed_at":"2026-08-06T19:10:41.989519Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:41.975945Z","title":"The cost of application-class processing: Energy and performance analysis of a linux-ready 1.7-ghz 64-bit risc- v core in 22-nm fdsoi technology,","venue":null,"work_id":"c1307e36-2d7a-4955-a587-7fb42e85a0c0","year":2019},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.862428Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:78b3d15140f4e0a850627beded4f06001425706a013f95d2b00c046ccfc9bd5d","observation_id":"fe4d9dde-e55e-485e-9134-7c73c6d5e570","resolution":{"observed_at":"2026-08-06T19:10:41.979430Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:41.964120Z","title":"Chain-of-thought prompting elicits reasoning in large language models,","venue":null,"work_id":"17a624af-66eb-45c2-8f5c-434a35c5456c","year":2022},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.865466Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:6bdc91b875d2cabebb4e257b598bb358c7bc1cd1b7bd5bd9b5f54a969cf38a4d","observation_id":"ae0f5b1c-36f3-46c1-bcc7-41bc3efae8e4","resolution":{"observed_at":"2026-08-06T19:10:41.968218Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:41.868744Z","title":"Efficient streaming language models with attention sinks,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.868744Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:f46b708564526592a09840c14968d2bc8fb666dafab280f023afe32f40c2f98d","observation_id":"20f9f31f-7aa7-486c-8c21-6ce17143a60e","resolution":{"observed_at":"2026-08-06T19:10:41.868744Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T19:10:41.945303Z","title":"Language models are few-shot learners,","venue":null,"work_id":"8c3c025f-a09e-4c46-a5b0-6bf719aa1f8e","year":1901},"citing_paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-06T19:10:41.871909Z"},"links":{"citing_paper":"/paper/2507.06376"},"observation_digest":"sha256:682df11fcd7c4814fc0ef57aaf9951ea316025b320fdc5c42424fbffe911c328","observation_id":"2efd6751-c600-46fa-b1f3-71cdbaa84090","resolution":{"observed_at":"2026-08-06T19:10:41.949611Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-18T06:34:40.430872+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2507.06376","last_updated":"2025-07-08T20:27:08Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-15T18:49:06.761878Z","submitted_at":"2025-07-08T20:27:08Z","title":"SLDB: An End-To-End Heterogeneous System-on-Chip Benchmark Suite for LLM-Aided Design"},"reference_resolution":{"displayed":27,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":2,"verified_exact":2,"verified_fuzzy":23},"total_outbound_references":27},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-18T06:34:40.430872+00:00","source":"crossref"},{"observed_at":"2026-08-18T06:34:34.496301+00:00","source":"retraction_watch"}],"thesis":"As of 18 August 2026, this Paper Citation Record lists 27 of 27 outbound references and 4 inbound Pith citation observations for arXiv:2507.06376."}