{"as_of":"2026-08-14T03:08:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:34ce177c329052bc1723bdd9ddadfa30a6af0e740e751e24a4135e891016f89d","coverage":[{"denominator":32,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":32,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T17:31:28.806631Z","state":"measured"},{"denominator":38,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":38,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-13T06:32:02.005865+00:00","state":"measured"},{"denominator":6,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":6,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-04T09:57:22.112757Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-07-01T17:05:50.958147Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.10789","snapshot_observed_at":"2026-08-04T09:57:22.112757Z","title":"Dissecting the nvidia blackwell architecture with microbenchmarks,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2510.12705","last_updated":"2026-06-08T01:40:20Z","snapshot_observed_at":"2026-08-10T09:55:22.700267Z","submitted_at":"2025-10-14T16:39:29Z","title":"Accelerating Bidiagonalization of Banded Matrices through Memory-Aware Bulge-Chasing on GPUs","version":3},"reference_index":76,"source":"pdf_text","source_observed_at":"2026-08-04T09:57:22.112757Z"},"links":{"cited_paper":"/paper/2507.10789","citing_paper":"/paper/2510.12705"},"observation_digest":"sha256:4fdbc8acf63c4c634c63acfd3593d607bdb8beb650c41dfa9ceafe0376def2aa","observation_id":"d7fe4ff6-b0bc-4f74-8631-d1faa24ee416","resolution":{"observed_at":"2026-08-04T09:57:22.112757Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"cited_work":{"arxiv_id":"2507.10789","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2507.10789","snapshot_observed_at":"2026-07-01T17:05:50.958147Z","title":"Disse cting the NVIDIA Blackwell architecture with microbenchmarks","venue":null,"work_id":"4163f7c0-e6af-47bc-a76b-888167c01160","year":2025},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":3},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-05-17T00:53:35.862959Z"},"links":{"cited_paper":"/paper/2507.10789","citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:1f35a6b792b0275b1c1baeec6bf9b7f2509c391492099d4d82271ba17f176821","observation_id":"da96c86b-22b2-4ff8-9e88-60748487abce","resolution":{"observed_at":"2026-05-17T00:53:46.105970Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.10789","snapshot_observed_at":"2026-08-03T18:05:59.455441Z","title":"Disse cting the NVIDIA Blackwell architecture with microbenchmarks,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2512.07004","last_updated":"2026-06-11T17:47:01Z","snapshot_observed_at":"2026-08-07T13:15:13.960204Z","submitted_at":"2025-12-07T21:13:18Z","title":"Accurate Models of NVIDIA Tensor Cores","version":4},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-03T18:05:59.455441Z"},"links":{"cited_paper":"/paper/2507.10789","citing_paper":"/paper/2512.07004"},"observation_digest":"sha256:c182e85eb05ac48edf52557c70142935a1b390d6e33f095c0af6b74977ac98fa","observation_id":"bafae1aa-1a2f-471d-9e7e-2927fa5d8671","resolution":{"observed_at":"2026-08-03T18:05:59.455441Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"cited_work":{"arxiv_id":"2507.10789","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2507.10789","snapshot_observed_at":"2026-07-01T17:05:50.958147Z","title":"Disse cting the NVIDIA Blackwell architecture with microbenchmarks","venue":null,"work_id":"4163f7c0-e6af-47bc-a76b-888167c01160","year":2025},"citing_paper":{"arxiv_id":"2605.00555","last_updated":"2026-07-21T17:07:05Z","snapshot_observed_at":"2026-08-02T15:09:42.063495Z","submitted_at":"2026-05-01T10:46:38Z","title":"Sim-FA: A GPGPU Simulator Framework for Fine-Grained Asynchronous Pipeline Analysis","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-05-09T18:43:06.803528Z"},"links":{"cited_paper":"/paper/2507.10789","citing_paper":"/paper/2605.00555"},"observation_digest":"sha256:0ec5bf5a4eee26d8ed90693369ec2460514c79e7b71e942db814c2df3fb07605","observation_id":"3bc3f4bd-ec76-4c03-9445-6c45af6ef8b2","resolution":{"observed_at":"2026-05-11T16:06:27.726065Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.10789","snapshot_observed_at":"2026-08-02T15:09:43.052206Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2605.00555","last_updated":"2026-07-21T17:07:05Z","snapshot_observed_at":"2026-08-02T15:09:42.063495Z","submitted_at":"2026-05-01T10:46:38Z","title":"Sim-FA: A GPGPU Simulator Framework for Fine-Grained Asynchronous Pipeline Analysis","version":3},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-02T15:09:43.052206Z"},"links":{"cited_paper":"/paper/2507.10789","citing_paper":"/paper/2605.00555"},"observation_digest":"sha256:ff1f1b28e3856dd56e201e566521216a924059efa871a818c7920e37783c4558","observation_id":"4379eaac-db32-445f-89e3-d2069ef79288","resolution":{"observed_at":"2026-08-02T15:09:43.052206Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"cited_work":{"arxiv_id":"2507.10789","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2507.10789","snapshot_observed_at":"2026-07-01T17:05:50.958147Z","title":"Disse cting the NVIDIA Blackwell architecture with microbenchmarks","venue":null,"work_id":"4163f7c0-e6af-47bc-a76b-888167c01160","year":2025},"citing_paper":{"arxiv_id":"2606.27934","last_updated":"2026-06-26T10:26:50Z","snapshot_observed_at":"2026-07-07T00:02:04.432452Z","submitted_at":"2026-06-26T10:26:50Z","title":"Self-Verifying Measurement Records: Hash-Linked Evidence Graphs for Hardware Benchmarking","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-06-29T04:14:11.793614Z"},"links":{"cited_paper":"/paper/2507.10789","citing_paper":"/paper/2606.27934"},"observation_digest":"sha256:374e95174c70c5186414a3a6a76f748e8e7bd18bb053cf8c6a2906aba60d636e","observation_id":"d3d55659-fe2b-43c0-bc61-fbdb0c181856","resolution":{"observed_at":"2026-07-01T17:05:50.959483Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2507.10789/citation-record","integrity":"/paper/2507.10789/integrity","json":"/paper/2507.10789/citation-record.json","paper":"/paper/2507.10789"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:33.139542Z","title":"Profiling general purpose gpu applications,","venue":null,"work_id":"8808ab55-82e5-4f11-8613-0995d27d403f","year":2009},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:25.931712Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:ddcf1174ab3e9fff064917607c48785ae194779fb8e9e8df15fba05e94d97325","observation_id":"67c12c40-bda7-44ce-a59a-883b1a6154e2","resolution":{"observed_at":"2026-08-06T17:31:33.277248Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2110.08221","last_updated":"2021-11-10T15:57:28Z","snapshot_observed_at":"2026-08-11T15:05:43.462526Z","submitted_at":"2021-10-15T17:32:59Z","title":"Metrics and Design of an Instruction Roofline Model for AMD GPUs","version":2},"cited_work":{"arxiv_id":"2110.08221","doi":null,"metadata_source":"pith","pith_arxiv_id":"2110.08221","snapshot_observed_at":"2026-08-06T17:31:29.679302Z","title":"Metrics and Design of an Instruction Roofline Model for AMD GPUs","venue":"cs.DC","work_id":"c95d93a7-3dc8-4121-a960-872078d366da","year":2021},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:26.015343Z"},"links":{"cited_paper":"/paper/2110.08221","citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:345dee92fb58eaffd0c963a23b2718a6850c02b8b6233944ba25b88da19395d8","observation_id":"636fafbd-fd30-4670-99b9-bb859b2c5c59","resolution":{"observed_at":"2026-08-06T17:31:29.730486Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:26.143528Z","title":"An analytical model for a gpu architecture with memory-level and thread-level parallelism awareness,","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:26.143528Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:9f27532870e4a29c4ee4a328f0fda4dfb30e1b5e084b95103adbb6c66b50edd8","observation_id":"984eded7-f0bd-4152-b329-ecf604d5087d","resolution":{"observed_at":"2026-08-06T17:31:26.143528Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"4576.23045","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:29.484849Z","title":"Characterizing and improving the use of demand-fetched caches in gpus,","venue":null,"work_id":"3b740e2f-eb78-4ca6-93bd-53d0a3ce159d","year":2012},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:26.281877Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:24db965d71e443d0620efc29b0c96ae0c8561e535480d20639b933a27fa4990b","observation_id":"201d46bf-6c4e-4c1e-bd7b-b30e1b962b05","resolution":{"observed_at":"2026-08-06T17:31:29.535656Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:32.887540Z","title":"Demystifying gpu microarchitecture through microbenchmarking,","venue":null,"work_id":"9f9d6535-60b5-4434-8349-0ab4e1cc0c04","year":2010},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:26.393287Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:0f49510b121db8d95bc2739e31c4f6f05f2f6d72a409f123e4d91105c1b37bc1","observation_id":"00e533cd-0025-44e2-9124-594e9b9fca21","resolution":{"observed_at":"2026-08-06T17:31:33.005857Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:32.701862Z","title":"Architectural analysis and performance characterization of nvidia gpus using microbenchmarking,","venue":null,"work_id":"9d3d1eee-531e-457f-8ba1-290744430916","year":null},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:26.463259Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:affa9a9a1478add188db626df34d1b6332dc8fabf5605b0a5e0e09dfe73ef727","observation_id":"5ba69407-4598-451f-9094-e167f2cc6f44","resolution":{"observed_at":"2026-08-06T17:31:32.775929Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1804.06826","last_updated":"2018-04-18T17:25:13Z","snapshot_observed_at":"2026-08-10T12:32:20.029935Z","submitted_at":"2018-04-18T17:25:13Z","title":"Dissecting the NVIDIA Volta GPU Architecture via Microbenchmarking","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1804.06826","snapshot_observed_at":"2026-08-06T17:31:26.627631Z","title":"Dissecting the NVIDIA volta GPU architecture via microbenchmarking,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:26.627631Z"},"links":{"cited_paper":"/paper/1804.06826","citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:bc8c13534cecbd59f9668d1ce265ca76e9f5f77e63e786338c51747e39b8358b","observation_id":"3c8887ad-961f-4d04-bde3-65fe63aeaf23","resolution":{"observed_at":"2026-08-06T17:31:26.627631Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2501.12084","last_updated":"2025-09-04T15:21:11Z","snapshot_observed_at":"2026-08-12T01:02:02.507103Z","submitted_at":"2025-01-21T12:19:02Z","title":"Dissecting the NVIDIA Hopper Architecture through Microbenchmarking and Multiple Level Analysis","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.12084","snapshot_observed_at":"2026-08-06T17:31:26.949092Z","title":"Dissecting the nvidia hopper architecture through microbenchmarking and multiple level analysis,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:26.949092Z"},"links":{"cited_paper":"/paper/2501.12084","citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:59957a242670b12fe696b212ec95484646db084c22af52d1234d87ba2eceba50","observation_id":"960e8bc9-474a-4be0-afd7-896d3e088478","resolution":{"observed_at":"2026-08-06T17:31:26.949092Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:32.322793Z","title":null,"venue":null,"work_id":"4289797b-5233-471a-9fca-2b1b4d780180","year":2022},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.044786Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:74b62e76aea58482ef917089cba4ad1e89764dd5c7fda300825953807188c97b","observation_id":"a62b9f9d-2350-48bb-8034-fcfd30e9f288","resolution":{"observed_at":"2026-08-06T17:31:32.406944Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:32.113735Z","title":null,"venue":null,"work_id":"ae32180c-6410-40ce-8341-2fb1cecb070b","year":2024},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.133971Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:985f4aafd916cb78ead3f3a0997e2919476cc0447fe51b9700baecae3985d522","observation_id":"4ccbfc41-36e3-4b97-b78e-e9e06cec3c74","resolution":{"observed_at":"2026-08-06T17:31:32.203184Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:27.229086Z","title":"Understanding data movement in tightly coupled heterogeneous systems: A case study with the grace hopper superchip,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.229086Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:96bcda5673e63c8d470d7c95ea8d7787183010c06584c2a1b6bd1a20bc8cb2df","observation_id":"2431d17e-58fa-4481-a237-9a5450a51f40","resolution":{"observed_at":"2026-08-06T17:31:27.229086Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:31.938957Z","title":"[Online]","venue":null,"work_id":"27f0d1ed-1d1c-427b-9480-79d2650570d4","year":2025},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.419050Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:dc2891d506abbe508a6a6daebd2557726c8c3463cf3eeaa7c1160ee77409d953","observation_id":"5dc0d7e9-e06b-4b96-9d6e-fd174ef5e991","resolution":{"observed_at":"2026-08-06T17:31:32.021593Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:27.485337Z","title":"Understanding the gpu microarchitecture to achieve bare-metal performance tuning,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.485337Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:579b1fb22ab2b96492ea16cecae6dd31eb000f01cab8d5dcab59d88279be0d56","observation_id":"f2af79b3-69b8-494b-b6a0-020bd2f432c3","resolution":{"observed_at":"2026-08-06T17:31:27.485337Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:31.729556Z","title":"Dissecting gpu memory hierarchy through mi- crobenchmarking,","venue":null,"work_id":"b0e93397-1343-4ef5-950d-aab2fbe6bc15","year":2017},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.593383Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:4cf91ddebd5afb0527f374957b4255d4f7b99a731e01baaf17300065a2f97c16","observation_id":"40a568a5-ac13-42c1-bebf-2418c7c5d2d4","resolution":{"observed_at":"2026-08-06T17:31:31.851455Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:27.667099Z","title":"Numerical behavior of NVIDIA tensor cores,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.667099Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:3be30d428433cbfd895a07ae96dcb3b60f334f5114362dd77a0134774b66076f","observation_id":"132bf63b-8139-4465-8452-ac61c423794b","resolution":{"observed_at":"2026-08-06T17:31:27.667099Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:27.714545Z","title":"Fast implementation of dgemm on fermi gpu,","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.714545Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:9b41816cc9b601050f1c9c0b42363eae0d8f8d79b0795e65f9241fafc706f989","observation_id":"84264d09-3d3f-4713-9eab-3edec88cab66","resolution":{"observed_at":"2026-08-06T17:31:27.714545Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:27.790959Z","title":"Nvidia tensor core programmability, performance & precision,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.790959Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:913016b464097caf565401ce48fdf271fe00b3b837ae83df4ccd0d3acbd89651","observation_id":"c951a3e7-936b-4ea9-ba82-19ddb1e21ed6","resolution":{"observed_at":"2026-08-06T17:31:27.790959Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:31.542036Z","title":"Benchmarking the nvidia v100 gpu and tensor cores,","venue":null,"work_id":"6afa47ea-d4db-4378-920d-34f95bdddaaf","year":2018},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.906695Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:067fce635a931b7f677d2f09d8fd309d22031bf08b7aead24e8e1f6066bcb193","observation_id":"23484e40-b4cc-48ba-a6d5-001cbe9454ed","resolution":{"observed_at":"2026-08-06T17:31:31.626019Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:31.349343Z","title":"Modeling deep learning accelerator enabled gpus,","venue":null,"work_id":"dca826f5-66b5-48e7-bfed-c6a4ff8498c9","year":2019},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.986932Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:85164269f222651e010c7b1645d4709a60c4e211f8befc8bc0812cca4f8557eb","observation_id":"3c683e19-9634-4d07-95fe-d6b1dcd0ef28","resolution":{"observed_at":"2026-08-06T17:31:31.433142Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:31.104000Z","title":"Demystifying tensor cores to optimize half-precision matrix multiply,","venue":null,"work_id":"6920f976-ed17-4723-b710-45ad6d379d3d","year":2020},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:28.074185Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:c675ddcf6727b57677ebed947ef1feb66f1bb6df608737f395543d554d4d522c","observation_id":"e665ae65-5222-41aa-9e8f-14462d7e1a29","resolution":{"observed_at":"2026-08-06T17:31:31.217629Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:30.785827Z","title":"Dissecting tensor cores via microbenchmarks: Latency, throughput and numeric behaviors,","venue":null,"work_id":"15f94c9d-6807-46b5-959b-6656c5b3ca29","year":2023},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:28.140350Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:d0e7c5d4abed5ef403cabe7c5ef8e3ce9107689ac59a59b6238b0e4521c2b1a1","observation_id":"3378fd4d-6319-4377-9ff0-19c40d0a0a57","resolution":{"observed_at":"2026-08-06T17:31:30.954258Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:28.221773Z","title":"Accel-sim: An extensible simulation framework for validated gpu modeling,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:28.221773Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:75f216bc83ee5a173e2cf3f8cc4e8a468a5916dda348462e6fc3a399bb5b82b8","observation_id":"d15e856c-4c59-4979-965c-2d42f9da5041","resolution":{"observed_at":"2026-08-06T17:31:28.221773Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:28.312704Z","title":"Gcom: a detailed gpu core model for accurate analytical modeling of modern gpus,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:28.312704Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:b12b6bfda02ef8dc00ab1d535fbe928f4d959a7ab5bbfc330cc2d2ab819226b2","observation_id":"ec082a6b-5004-45c6-a31a-6167ab8f25b8","resolution":{"observed_at":"2026-08-06T17:31:28.312704Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2503.11244","last_updated":"2025-03-14T09:52:30Z","snapshot_observed_at":"2026-08-13T18:52:47.062040Z","submitted_at":"2025-03-14T09:52:30Z","title":"LLMPerf: GPU Performance Modeling meets Large Language Models","version":1},"cited_work":{"arxiv_id":"2503.11244","doi":null,"metadata_source":"pith","pith_arxiv_id":"2503.11244","snapshot_observed_at":"2026-08-06T17:31:28.921541Z","title":"LLMPerf: GPU Performance Modeling meets Large Language Models","venue":"cs.PF","work_id":"b53e699d-c7df-4c80-96e9-377db8c9b77a","year":2025},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:28.397734Z"},"links":{"cited_paper":"/paper/2503.11244","citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:acc47e4e29dc3326a0a644cf1d5f1bd67c6338632fbd1a0396f5253d8bd5fe86","observation_id":"69fe5f99-3eb7-4e2b-a8ab-ab518409f0d3","resolution":{"observed_at":"2026-08-06T17:31:29.005108Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:30.471327Z","title":"[Online]","venue":null,"work_id":"76bc1e79-f0e1-407c-a5b7-009301750dbe","year":2025},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:28.485635Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:9adc516a994a714a265ac9b13c8b173f5f563b045f126cf8d692ec555848da90","observation_id":"96371513-3f4d-4cfd-8a24-cb661231a981","resolution":{"observed_at":"2026-08-06T17:31:30.621015Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:30.111057Z","title":"A performance model for gpus with caches,","venue":null,"work_id":"18f12f3b-d550-4c91-a5fd-f0da99360bf9","year":2015},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:28.571883Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:16e64d72677103a9c4e4a8b7773f5284e20f2d32f8cc44e81172be1d20d618a4","observation_id":"f39af38b-56ce-4a1d-b33a-8629f890000b","resolution":{"observed_at":"2026-08-06T17:31:30.324306Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:29.860814Z","title":"[Online]","venue":null,"work_id":"ee246640-ad6b-444d-9e12-21887b2f730c","year":2025},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:28.640124Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:d8e7e45d7e1e019025e4118f5e7e8c787227ceaffd9c81ef86a5ef1876f316b7","observation_id":"30324182-4879-4a73-96b2-81ce2bd0978f","resolution":{"observed_at":"2026-08-06T17:31:29.925208Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:29.831433Z","title":"[Online]","venue":null,"work_id":"e756f407-6b40-4a16-8a90-1d9532c608b3","year":2024},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:28.718113Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:72532d120b611a0b2af000a0f3b3f06a2dd7b6005e9c75bad1f70a9c6fd2b5a3","observation_id":"c14e5696-f1cf-445e-b93e-e9dbc45f6152","resolution":{"observed_at":"2026-08-06T17:31:29.855522Z","resolver_source":"raw_fallback","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2204.06745","last_updated":"2022-04-14T04:00:27Z","snapshot_observed_at":"2026-08-13T14:54:27.001192Z","submitted_at":"2022-04-14T04:00:27Z","title":"GPT-NeoX-20B: An Open-Source Autoregressive Language Model","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2204.06745","snapshot_observed_at":"2026-08-06T17:31:28.806631Z","title":"Gpt-neox- 20b: An open-source autoregressive language model,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:28.806631Z"},"links":{"cited_paper":"/paper/2204.06745","citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:524904fad39eb778b89011333c48d3b389b942ee712f4775b58f8b5478592631","observation_id":"2c22c44d-057f-43bb-8c48-183aa1f861b6","resolution":{"observed_at":"2026-08-06T17:31:28.806631Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T17:31:32.544988Z","title":"Available: http://rave.ohiolink.edu/etdc/view?acc num= osu1344623484","venue":null,"work_id":"a224d77a-db4a-4464-a049-213c809fd6a7","year":null},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":2012,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:26.541219Z"},"links":{"citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:5d58b97b7bf4e7d39cec2d9a98930a664dcc4914190dbcd597bca9d18a2a0dc2","observation_id":"f8cf9ea6-afc5-486a-8bd7-492c71d4ca3b","resolution":{"observed_at":"2026-08-06T17:31:32.609407Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1903.07486","last_updated":"2019-03-18T14:45:46Z","snapshot_observed_at":"2026-08-10T11:03:39.408651Z","submitted_at":"2019-03-18T14:45:46Z","title":"Dissecting the NVidia Turing T4 GPU via Microbenchmarking","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1903.07486","snapshot_observed_at":"2026-08-06T17:31:26.853075Z","title":"Available: http://arxiv.org/abs/1903.07486","venue":null,"work_id":null,"year":1903},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":2019,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:26.853075Z"},"links":{"cited_paper":"/paper/1903.07486","citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:f1e33b78a99b92ddf85ad291d5ff6cf6a12eecf9235548ab5f520ab838107e14","observation_id":"22e3f90b-8e0d-4004-9cad-73c0ce5543ac","resolution":{"observed_at":"2026-08-06T17:31:26.853075Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2408.11556","last_updated":"2024-08-26T13:52:08Z","snapshot_observed_at":"2026-08-12T23:01:18.689725Z","submitted_at":"2024-08-21T12:07:54Z","title":"Understanding Data Movement in Tightly Coupled Heterogeneous Systems: A Case Study with the Grace Hopper Superchip","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.11556","snapshot_observed_at":"2026-08-06T17:31:27.353692Z","title":"Available: https://arxiv.org/abs/2408.11556","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks","version":2},"reference_index":2024,"source":"pdf_text","source_observed_at":"2026-08-06T17:31:27.353692Z"},"links":{"cited_paper":"/paper/2408.11556","citing_paper":"/paper/2507.10789"},"observation_digest":"sha256:a5ff68b1b291dd05e63524630e5f472e86afbe0391f35e640b0235e0ed1ec114","observation_id":"a0ad6e49-3387-4b55-9497-ee5699b9b76e","resolution":{"observed_at":"2026-08-06T17:31:27.353692Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2507.10789","last_updated":"2025-07-21T19:31:37Z","latest_version":2,"primary_category":"cs.DC","snapshot_observed_at":"2026-08-12T23:30:40.923423Z","submitted_at":"2025-07-14T20:38:09Z","title":"Dissecting the NVIDIA Blackwell Architecture with Microbenchmarks"},"reference_resolution":{"displayed":32,"state_counts":{"malformed_identifier":1,"metadata_mismatch":1,"parse_uncertain":0,"unresolved":15,"verified_exact":2,"verified_fuzzy":13},"total_outbound_references":32},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"thesis":"As of 14 August 2026, this Paper Citation Record lists 32 of 32 outbound references and 6 inbound Pith citation observations for arXiv:2507.10789."}