{"as_of":"2026-08-10T11:32:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:2367bf1f0805800ac10f5b3eb3e053e78db2fdf0c29160442a43e0be27cf8fe3","coverage":[{"denominator":43,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":43,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T15:51:34.543192Z","state":"measured"},{"denominator":45,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":45,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-10T06:31:04.303077+00:00","state":"measured"},{"denominator":2,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":2,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T00:04:24.808413Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"pith","source_observed_at":"2026-08-06T00:04:25.023366Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"cited_work":{"arxiv_id":"2507.14776","doi":null,"metadata_source":"pith","pith_arxiv_id":"2507.14776","snapshot_observed_at":"2026-08-06T00:04:25.023366Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","venue":"cs.SE","work_id":"22ae91c9-a803-49e8-8b2e-7680fd41af7d","year":2025},"citing_paper":{"arxiv_id":"2508.04516","last_updated":"2025-08-06T15:00:06Z","snapshot_observed_at":"2026-08-09T11:31:12.177691Z","submitted_at":"2025-08-06T15:00:06Z","title":"ECOLogic: Enabling Circular, Obfuscated, and Adaptive Logic via eFPGA-Augmented SoCs","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-06T00:04:24.808413Z"},"links":{"cited_paper":"/paper/2507.14776","citing_paper":"/paper/2508.04516"},"observation_digest":"sha256:aa45fe0c135c033ae42414839a19ebc83c75d81fbb138631a796e6b235340375","observation_id":"0f9cd42e-fcc9-4fed-a8ae-ae0c67d7c69e","resolution":{"observed_at":"2026-08-06T00:04:25.031239Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.14776","snapshot_observed_at":"2026-08-01T15:14:08.080737Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:08.080737Z"},"links":{"cited_paper":"/paper/2507.14776","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:12a2b9364d6a8f94577fb20043089ccd841eccd30aa2f909a35c791bba9813aa","observation_id":"95a63cc0-226e-4a3a-8e25-67824024296a","resolution":{"observed_at":"2026-08-01T15:14:08.080737Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"links":{"evidence":"/evidence","html":"/paper/2507.14776/citation-record","integrity":"/paper/2507.14776/integrity","json":"/paper/2507.14776/citation-record.json","paper":"/paper/2507.14776"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:35.158247Z","title":"Verigen: A large language model for verilog code generation,","venue":null,"work_id":"13c2c8c7-cbf8-4992-bca3-1fbf42b30692","year":2024},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.418413Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:43939db9d63509cce7ef5b68ae8c592493eb8be56e9d4bd97e0b6aee7166111e","observation_id":"5228c624-48a7-4b50-b4e7-526fb8005ce7","resolution":{"observed_at":"2026-08-06T15:51:35.161068Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:35.148690Z","title":"Benchmarking large language models for automated verilog rtl code generation,","venue":null,"work_id":"332b5170-41e5-470b-b48a-2f321ef32428","year":2023},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.421947Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:47dfce7991294cc82215bf200f10758eb6a8cd22e37c050a2e3c7a77c5fd0ae4","observation_id":"48a127a9-f375-474f-bc18-32620efa1ec3","resolution":{"observed_at":"2026-08-06T15:51:35.151817Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:34.424922Z","title":"Rtllm: An open-source benchmark for design rtl generation with large language model,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.424922Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:ab6a275d6b5e54ce6e41638c97e92e9dad345e6ac98c368d2aef1e3bcb6cb5aa","observation_id":"aa4958cb-7b7d-4f47-858a-234e40f03a66","resolution":{"observed_at":"2026-08-06T15:51:34.424922Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:34.428221Z","title":"Chipgpt: How far are we from natural language hardware design,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.428221Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:dd8a92d2c03bb551125ad6a443645e165921fb83dadb8be4a730c9b7bcea6a25","observation_id":"895f26b3-c8f2-46c1-9da0-a580910c90ce","resolution":{"observed_at":"2026-08-06T15:51:34.428221Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2312.08617","last_updated":"2025-08-06T13:02:31Z","snapshot_observed_at":"2026-07-06T17:01:26.660741Z","submitted_at":"2023-12-14T02:42:15Z","title":"RTLCoder: Outperforming GPT-3.5 in Design RTL Generation with Our Open-Source Dataset and Lightweight Solution","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2312.08617","snapshot_observed_at":"2026-08-06T15:51:34.431027Z","title":"Rtlcoder: Outperforming gpt-3.5 in design rtl generation with our open-source dataset and lightweight solution,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.431027Z"},"links":{"cited_paper":"/paper/2312.08617","citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:bd64e6b6bbffc0e489c5e4224f8b0ce90d2a1e86458f98842e183e5e3ef5f817","observation_id":"ed1710f7-c9ff-4636-8fab-3ddaa7089255","resolution":{"observed_at":"2026-08-06T15:51:34.431027Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:34.434107Z","title":"Opl4gpt: An application space exploration of optimal programming language for hardware design by llm,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.434107Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:6b03aaf8982e51ebaff2219a82c3704cbb879501fe75e7ca015b61a1f0e97a8d","observation_id":"ad13510a-ea55-4976-97ad-fbb7abebbb6c","resolution":{"observed_at":"2026-08-06T15:51:34.434107Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2405.06840","last_updated":"2024-05-10T22:32:39Z","snapshot_observed_at":"2026-08-09T11:13:43.854923Z","submitted_at":"2024-05-10T22:32:39Z","title":"MEIC: Re-thinking RTL Debug Automation using LLMs","version":1},"cited_work":{"arxiv_id":"2405.06840","doi":null,"metadata_source":"pith","pith_arxiv_id":"2405.06840","snapshot_observed_at":"2026-08-06T15:51:34.836259Z","title":"MEIC: Re-thinking RTL Debug Automation using LLMs","venue":"cs.AR","work_id":"68f58956-99a7-4579-8498-68054c932f1f","year":2024},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.437359Z"},"links":{"cited_paper":"/paper/2405.06840","citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:d31c03370d204fffba569f3d313cc71f963fd7f6759f10d79b4d549f0040a0ee","observation_id":"dbc41dfd-19c4-4173-a200-542821702096","resolution":{"observed_at":"2026-08-06T15:51:34.839365Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03375","last_updated":"2024-05-02T09:18:21Z","snapshot_observed_at":"2026-08-07T20:12:44.991572Z","submitted_at":"2024-02-03T08:00:12Z","title":"BetterV: Controlled Verilog Generation with Discriminative Guidance","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03375","snapshot_observed_at":"2026-08-06T15:51:34.440581Z","title":"Betterv: Controlled verilog generation with discriminative guidance,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.440581Z"},"links":{"cited_paper":"/paper/2402.03375","citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:90405d0c709d4197fa5da9b9711e24ee048b62ff613a0b88d587bb1cec83227b","observation_id":"cfdde7b4-8bdf-4618-8ba2-d2927251a295","resolution":{"observed_at":"2026-08-06T15:51:34.440581Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2311.00176","last_updated":"2024-04-04T20:18:57Z","snapshot_observed_at":"2026-08-07T17:08:10.002926Z","submitted_at":"2023-10-31T22:35:58Z","title":"ChipNeMo: Domain-Adapted LLMs for Chip Design","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2311.00176","snapshot_observed_at":"2026-08-06T15:51:34.443963Z","title":"Chipnemo: Domain-adapted llms for chip design,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.443963Z"},"links":{"cited_paper":"/paper/2311.00176","citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:ae670167a1d6c04f02d180cedac804c77f7f95f2545c4d0e5fd9477910bce1c1","observation_id":"0d275e55-c261-41aa-b739-32a09efee9e5","resolution":{"observed_at":"2026-08-06T15:51:34.443963Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2311.16543","last_updated":"2024-05-20T19:50:06Z","snapshot_observed_at":"2026-08-04T21:40:37.585486Z","submitted_at":"2023-11-28T06:18:54Z","title":"RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2311.16543","snapshot_observed_at":"2026-08-06T15:51:34.447223Z","title":"Rtlfixer: Automatically fixing rtl syntax errors with large language models,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.447223Z"},"links":{"cited_paper":"/paper/2311.16543","citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:844f47f5d5b8313c75794724bdfa6e8af6fda4961d66378eaf9471fc2a9dff99","observation_id":"5dc74c02-0ed4-4b57-a807-f266e8139c67","resolution":{"observed_at":"2026-08-06T15:51:34.447223Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2404.07235","last_updated":"2024-10-17T20:49:56Z","snapshot_observed_at":"2026-07-06T17:58:25.894552Z","submitted_at":"2024-04-07T07:12:16Z","title":"LLM-aided explanations of EDA synthesis errors","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2404.07235","snapshot_observed_at":"2026-08-06T15:51:34.450383Z","title":"Explaining eda synthesis errors with llms,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.450383Z"},"links":{"cited_paper":"/paper/2404.07235","citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:3ce56b065e5f4f97dc6caea379fbde84dd4eb52ea7b25b721cec80514da0da1a","observation_id":"d2ebd4d8-b463-4717-9e3e-8fad40585ad8","resolution":{"observed_at":"2026-08-06T15:51:34.450383Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2401.12224","last_updated":"2023-12-28T15:09:14Z","snapshot_observed_at":"2026-08-07T20:08:09.035844Z","submitted_at":"2023-12-28T15:09:14Z","title":"LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2401.12224","snapshot_observed_at":"2026-08-06T15:51:34.453492Z","title":"Llm4eda: Emerging progress in large language models for electronic design automation,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.453492Z"},"links":{"cited_paper":"/paper/2401.12224","citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:706fc32cb8639297d39e820e882145877587d89708f93076d4ff39c6c92993a5","observation_id":"fe1985aa-b6d8-4194-9392-71e1891993ad","resolution":{"observed_at":"2026-08-06T15:51:34.453492Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:35.127718Z","title":"Rtlrewriter: Methodologies for large models aided rtl code optimization,","venue":null,"work_id":"590e7e92-3b71-46f3-a12d-7b6a9a2b62f6","year":2024},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.456512Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:0e8bc231805607860661001c9ac5a1474ed29baaec45772475052d2604f09558","observation_id":"9d3374e9-dab9-4ea6-8011-923b5beae147","resolution":{"observed_at":"2026-08-06T15:51:35.130595Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2504.03723","last_updated":"2025-07-13T08:44:02Z","snapshot_observed_at":"2026-08-07T16:27:20.178881Z","submitted_at":"2025-03-30T15:44:22Z","title":"VFlow: Discovering Optimal Agentic Workflows for Verilog Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.03723","snapshot_observed_at":"2026-08-06T15:51:34.459558Z","title":"Vflow: Discovering op- timal agentic workflows for verilog generation,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.459558Z"},"links":{"cited_paper":"/paper/2504.03723","citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:431460bed3b4ab737ad72f57fb856f9d0909c1a4527a5dd25e578a29c2113334","observation_id":"9a1d96cc-e2e9-49e7-bb62-dec476a6fa88","resolution":{"observed_at":"2026-08-06T15:51:34.459558Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:35.118627Z","title":"Mg-verilog: Multi-grained dataset towards enhanced llm-assisted verilog generation,","venue":null,"work_id":"43af4990-1033-477a-ae12-abf927820716","year":2024},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.462666Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:b1296c4edb760a20338f77a4cbd3661d1bd8dd491692cded0f6a558ab8bdf61d","observation_id":"c1df4588-a653-40eb-82b0-c171894986cc","resolution":{"observed_at":"2026-08-06T15:51:35.121548Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:35.109460Z","title":"Rome was not built in a single step: Hierarchical prompting for llm-based chip design,","venue":null,"work_id":"3254026c-db9d-4721-8f8a-798c8b078e31","year":2024},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.465356Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:f613d28b90c44b2c4301b2658ca0ca8273c2a9903a020e5909dd37b36735bdd1","observation_id":"f0303ae8-5638-4585-9f24-3d610b6eea4f","resolution":{"observed_at":"2026-08-06T15:51:35.112440Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2501.12702","last_updated":"2025-01-22T08:18:37Z","snapshot_observed_at":"2026-08-09T17:18:51.222744Z","submitted_at":"2025-01-22T08:18:37Z","title":"Paradigm-Based Automatic HDL Code Generation Using LLMs","version":1},"cited_work":{"arxiv_id":"2501.12702","doi":null,"metadata_source":"pith","pith_arxiv_id":"2501.12702","snapshot_observed_at":"2026-08-06T15:51:34.763865Z","title":"Paradigm-Based Automatic HDL Code Generation Using LLMs","venue":"cs.PL","work_id":"03f4fa16-7b02-493c-878b-7fa3824282ed","year":2025},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.468268Z"},"links":{"cited_paper":"/paper/2501.12702","citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:948ed0efc864ac5e75a0faa6a519683a55b6cca614f5b6fe250dfdcb580fc6d5","observation_id":"b92a209b-ba91-484e-b4fd-738d23884364","resolution":{"observed_at":"2026-08-06T15:51:34.767015Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2501.05470","last_updated":"2025-01-06T02:57:54Z","snapshot_observed_at":"2026-07-06T20:18:53.977126Z","submitted_at":"2025-01-06T02:57:54Z","title":"RTLSquad: Multi-Agent Based Interpretable RTL Design","version":1},"cited_work":{"arxiv_id":"2501.05470","doi":null,"metadata_source":"pith","pith_arxiv_id":"2501.05470","snapshot_observed_at":"2026-08-06T15:51:34.748466Z","title":"RTLSquad: Multi-Agent Based Interpretable RTL Design","venue":"cs.AR","work_id":"e075cd72-e917-436a-8f9a-21ac0a336d73","year":2025},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.471307Z"},"links":{"cited_paper":"/paper/2501.05470","citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:c54e9112c0972fc53c78067f73fd14e429612e216d2c532ca198623f27253bb1","observation_id":"24deb186-8097-4597-a057-2ba9fb5b5654","resolution":{"observed_at":"2026-08-06T15:51:34.753525Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2408.08927","last_updated":"2025-03-05T06:23:52Z","snapshot_observed_at":"2026-08-08T07:52:46.013774Z","submitted_at":"2024-08-15T20:06:06Z","title":"VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2408.08927","snapshot_observed_at":"2026-08-06T15:51:34.474735Z","title":"Verilogcoder: Autonomous verilog coding agents with graph-based planning and abstract syntax tree (ast)-based waveform tracing tool,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.474735Z"},"links":{"cited_paper":"/paper/2408.08927","citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:694e8f637466e7d8529b17bdea947c3011a60765590eec83a4bcbb54f76885ac","observation_id":"1b19a9a2-49fc-40db-a293-6770d9c746cf","resolution":{"observed_at":"2026-08-06T15:51:34.474735Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:35.100558Z","title":"Data is all you need: Finetuning llms for chip design via an automated design-data augmentation framework,","venue":null,"work_id":"b8ae0b03-a669-43b4-b66c-8ef391dbe0ee","year":2024},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.477923Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:3ae8d30a95eaffadc77fa7c5b39a68d6940d031587098e80d171d666bc7e69c5","observation_id":"f49fcb9b-ecf9-4692-9d0d-8d57a9ad8a41","resolution":{"observed_at":"2026-08-06T15:51:35.103777Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2501.04908","last_updated":"2025-01-09T01:47:41Z","snapshot_observed_at":"2026-08-06T20:06:06.878137Z","submitted_at":"2025-01-09T01:47:41Z","title":"HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.04908","snapshot_observed_at":"2026-08-06T15:51:34.480702Z","title":"Haven: Hallucination-mitigated llm for verilog code generation aligned with hdl engineers,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.480702Z"},"links":{"cited_paper":"/paper/2501.04908","citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:a704561e1abe8b3b058c2985ad721322f1d071340a6da40ad6a4b234419cc05c","observation_id":"ca366cb2-eb66-40aa-891a-bbea68d4b427","resolution":{"observed_at":"2026-08-06T15:51:34.480702Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:35.091162Z","title":"A survey: Collaborative hardware and software design in the era of large language models,","venue":null,"work_id":"e04a6eaf-e69a-4eb9-ae8c-946efc41fc11","year":2025},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.483599Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:a3b9ede6c7d4ad1a980d0dd0a6633dc3fe0f1f39870757a9aa7bca7829a5eb24","observation_id":"eb435632-d98b-4715-9cd3-4cfedfe07700","resolution":{"observed_at":"2026-08-06T15:51:35.094416Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2504.03711","last_updated":"2026-08-03T08:17:46Z","snapshot_observed_at":"2026-08-07T16:30:55.310876Z","submitted_at":"2025-03-28T07:27:27Z","title":"A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.03711","snapshot_observed_at":"2026-08-06T15:51:34.486369Z","title":"A survey of circuit foundation model: Foundation ai models for vlsi circuit design and eda,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.486369Z"},"links":{"cited_paper":"/paper/2504.03711","citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:61b5e647df0ece56dd8e9566a15cc6dbe454c98a592cd42a0778db13296c05c7","observation_id":"8182becf-67f1-4e76-ae78-588228c276f4","resolution":{"observed_at":"2026-08-06T15:51:34.486369Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:35.081007Z","title":"Large circuit models: opportunities and challenges,","venue":null,"work_id":"6fd28508-6f47-49d5-8dab-cfb0f3c55067","year":2024},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.489311Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:910570c395c5eaa2c8081d73c24ab8e50a24fa9a6fbde5832ec38aa467641d14","observation_id":"f651fc51-8457-41ea-be89-5ff42ab35cf3","resolution":{"observed_at":"2026-08-06T15:51:35.084033Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:35.071567Z","title":"Circuitseer: Rtl post-pnr delay prediction via coupling functional and structural representation,","venue":null,"work_id":"b0585f81-352b-4231-acc5-c51d4faaf7b0","year":2024},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.492097Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:84267b1651cdee28ffe40340536c0576aabf7c59a923de3732f5f81f83032c81","observation_id":"8ed128ea-e63c-4b03-ac10-f349aaf11988","resolution":{"observed_at":"2026-08-06T15:51:35.074629Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:35.062338Z","title":"Simeval: Investigating the similarity obstacle in llm-based hardware code generation,","venue":null,"work_id":"37d507c4-f011-4216-8291-c2509fe95ffc","year":2025},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.495025Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:29ee54c5680ac1053525ccef68e705782be1454d6cfab39e2e951be75b6bb3c6","observation_id":"ff79e97d-e937-43d3-935b-634ef376a78e","resolution":{"observed_at":"2026-08-06T15:51:35.065438Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2402.03289","last_updated":"2024-02-05T18:47:04Z","snapshot_observed_at":"2026-08-01T16:01:15.105248Z","submitted_at":"2024-02-05T18:47:04Z","title":"Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.03289","snapshot_observed_at":"2026-08-06T15:51:34.497654Z","title":"Make every move count: Llm-based high-quality rtl code generation using mcts,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.497654Z"},"links":{"cited_paper":"/paper/2402.03289","citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:28738f971cc3cadf7e2fabe184bedbdefa5a7992234b0a2567b971a1f6681ef1","observation_id":"af43cb1d-c51d-4b0e-ac70-3883be5cc64c","resolution":{"observed_at":"2026-08-06T15:51:34.497654Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:34.500873Z","title":"Hivegen– hierarchical llm-based verilog generation for scalable chip design,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.500873Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:b5cfbf4e46fa84e58a4b97dc696d9e24dba2fff4b3981c079d8efcba89817a7c","observation_id":"f47b4dc4-24a2-4cf5-ab10-7b25fadb80d0","resolution":{"observed_at":"2026-08-06T15:51:34.500873Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:35.053868Z","title":null,"venue":null,"work_id":"e83a87ba-fffa-44fb-a4d6-77bafa4b5d13","year":2015},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.503636Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:2027481e202414ffe94cdc537f99ede2ed718f57def4c7c994d0d8d00a732c81","observation_id":"72159c8c-c958-4b35-8c25-3ac14a22ab39","resolution":{"observed_at":"2026-08-06T15:51:35.056542Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:35.045013Z","title":null,"venue":null,"work_id":"708eaec3-ef9b-4aaf-af21-bfd87ab8df8a","year":2011},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.506285Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:e808d7e2acafc6d23479c514294e66ac93d259bcfcfdecbd972c82f4e709dde4","observation_id":"9766f321-5c5f-4b0c-8323-e228c04c790f","resolution":{"observed_at":"2026-08-06T15:51:35.048123Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:34.509175Z","title":"Retiming synchronous circuitry,","venue":null,"work_id":null,"year":1991},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.509175Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:8fbdc27e8e29ff0900a0c9f60f0b4182a9d21de19bfed0b5cc47f4baadef91d8","observation_id":"bab244c2-9c10-4dcb-b279-c11696a8f778","resolution":{"observed_at":"2026-08-06T15:51:34.509175Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:35.030058Z","title":"A generalize hardware debugging approach for large language models semi-syntectic datasets,","venue":null,"work_id":"1ca7df08-6791-4c08-a222-62c6bda91691","year":2024},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.511630Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:baa7659b135091bad102ef1074b84111c86d2259c5e3d67a4da3fdafc53d4770","observation_id":"157e1c23-7c2d-49d3-91e8-e6235209348f","resolution":{"observed_at":"2026-08-06T15:51:35.032964Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:34.514045Z","title":"Chain-of-thought prompting elicits reasoning in large language models,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.514045Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:4c52e2803533bce471454893439a60b6285b0de8517114782177588e4d7ae387","observation_id":"cf64fb13-bc6b-4d9f-b10a-0f4ff05c888e","resolution":{"observed_at":"2026-08-06T15:51:34.514045Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:35.015954Z","title":"https://github.com/olgirard/openmsp430/ tree/master/core/rtl/verilog,","venue":null,"work_id":"a374053f-1c4f-43d7-9207-458d500d03c8","year":2018},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.516613Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:47679cc8c45ca7cbdd884f90cc0a7399414cde51253d514932e417e2a806472d","observation_id":"264e67b4-9fce-4c26-8067-25828c2bf685","resolution":{"observed_at":"2026-08-06T15:51:35.018750Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2407.00487","last_updated":"2024-11-24T14:11:56Z","snapshot_observed_at":"2026-08-09T18:37:31.688429Z","submitted_at":"2024-06-29T16:34:23Z","title":"It's Morphing Time: Unleashing the Potential of Multiple LLMs via Multi-objective Optimization","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.00487","snapshot_observed_at":"2026-08-06T15:51:34.519543Z","title":"It’s morphing time: Unleashing the potential of multiple llms via multi-objective optimization,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.519543Z"},"links":{"cited_paper":"/paper/2407.00487","citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:628a6505615e35ba46aa0a2d3fbe8c8ecc4d2bec6af7d5cd6df657fae71cb391","observation_id":"93b3d7ca-c576-45a0-9379-b8aae6c1cb58","resolution":{"observed_at":"2026-08-06T15:51:34.519543Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:34.523104Z","title":"Large language model-aware in-context learning for code generation,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.523104Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:8454cb10b05e932b5184573af6b9cb9ee740517065c7f980b6395e7f0ee4905b","observation_id":"be07beee-8693-49a4-9cf0-2fcb3ab360d8","resolution":{"observed_at":"2026-08-06T15:51:34.523104Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:35.001432Z","title":"https://www.intel.com/content/www/us/en/docs/programmable/683152/21- 3/example-loop-pipelining-and-unrolling.html,","venue":null,"work_id":"938cb988-8892-4abc-b688-a37a5fd61497","year":2021},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.525807Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:80b754b6253a8eb450bc41532741f877bc5a1a50f93e118bfade4b072860af32","observation_id":"8d207c5a-ac97-4581-ab81-ce2929b26b64","resolution":{"observed_at":"2026-08-06T15:51:35.004343Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:34.991724Z","title":"https://docs.amd.com/r/2024.1-English/ug901-vivado-synthesis, author=Vivado Design Suite User Guide: Synthesis (UG901), organization=AMD, year=2024","venue":null,"work_id":"eb2530de-9fe7-4932-a8bd-b7badc35d9ff","year":2024},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.529225Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:a7b3a1de48a74fb8127f89130534e1913e7203072dab2c903352d79a4573d38f","observation_id":"ecd95e71-af69-4afd-9012-1e0b869ca990","resolution":{"observed_at":"2026-08-06T15:51:34.994935Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:34.982276Z","title":"https://anysilicon.com/power-gating/,","venue":null,"work_id":"9178268a-3eca-4c56-a0a8-85eff4424fe6","year":2025},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.531954Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:f63319d076f616aefd5f9653fa84ec36eb3aac438f84a493eee70fbcd484653f","observation_id":"b1af7bc0-a757-424d-9a7c-e08467e6dd1f","resolution":{"observed_at":"2026-08-06T15:51:34.985323Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:34.972998Z","title":"Fsm re-engineering for low power state encoding,","venue":null,"work_id":"1c883cee-9c22-4531-9d81-24afca0e0c25","year":2004},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.534779Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:de19af7714832be9283561fd9a38314ea13c9ff1c0b7fd0673c47bf2253d389e","observation_id":"d600bd46-feb9-45d3-a64a-dde39c5e9144","resolution":{"observed_at":"2026-08-06T15:51:34.976164Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:34.963561Z","title":"Power reduction by clock gating technique,","venue":null,"work_id":"87920b43-33a2-4e51-9991-a83ca5b7fe35","year":2015},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.537512Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:fc14b0bd2c30ee68023277e97186f29225e1a4c124ad5f41df95444ee5064939","observation_id":"c0d0da33-eb92-4a2d-85e1-506809046db0","resolution":{"observed_at":"2026-08-06T15:51:34.966588Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:34.954010Z","title":"An unfolding-based loop optimization technique,","venue":null,"work_id":"ebcaa112-e037-4428-b455-30cf76226451","year":2003},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.540666Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:534edda691dc10c862660e1f97db0168d0b97d02dc8b988e4a6f037da7ba09cd","observation_id":"f60dcaaf-6216-4d47-9bbd-1b4408f1c20f","resolution":{"observed_at":"2026-08-06T15:51:34.957406Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T15:51:34.942904Z","title":"Optimized sequential state encoding methods for finite-state machines in field-programmable gate array implementations,","venue":null,"work_id":"68339ad8-61ae-48d6-9fd1-a244d8bda27d","year":2024},"citing_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-06T15:51:34.543192Z"},"links":{"citing_paper":"/paper/2507.14776"},"observation_digest":"sha256:f4445cb4fbf5752bcd5672686778e8975cd310c60b3609c600070a197f6841c5","observation_id":"a27288f5-69bd-4fdb-9d3f-c2af9204c4be","resolution":{"observed_at":"2026-08-06T15:51:34.946190Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","latest_version":1,"primary_category":"cs.SE","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs"},"reference_resolution":{"displayed":43,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":21,"verified_exact":3,"verified_fuzzy":19},"total_outbound_references":43},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 43 of 43 outbound references and 2 inbound Pith citation observations for arXiv:2507.14776."}