{"as_of":"2026-08-10T11:26:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:3f6a2f5676bdf75d2cdb64a18a840018f4111f3c21d9b6c07e7147b41908089c","coverage":[{"denominator":44,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":44,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T14:49:56.669137Z","state":"measured"},{"denominator":44,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":44,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-10T06:31:04.303077+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2508.13162/citation-record","integrity":"/paper/2508.13162/integrity","json":"/paper/2508.13162/citation-record.json","paper":"/paper/2508.13162"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.246059Z","title":"Artificial intelligence (ai) hardware market to exceed usd 84.9 billion by 2031: Skyquest technology,","venue":null,"work_id":"7afb2e39-8eca-49d0-b0f2-3c85ae9d4adf","year":2023},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.509045Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:40bb03e68e5681eb1b4c35b050924a085589b43efd6545d837f8cd7794e4e3c6","observation_id":"810e6ad5-a79f-4964-893f-efcad373e711","resolution":{"observed_at":"2026-08-06T14:49:57.249472Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.237151Z","title":"A survey on collaborative dnn inference for edge intelligence,","venue":null,"work_id":"290f2763-8489-4630-ac35-80c43f092f6f","year":2023},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.513618Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:be68ee13848c58a0e0e9114ae30b34073dea9c45e4bcdf208fd9bcd600b0ed92","observation_id":"2baa0c65-5e00-4b9b-8be6-10cff7f3c759","resolution":{"observed_at":"2026-08-06T14:49:57.240148Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.227221Z","title":"Gemmini: Enabling systematic deep-learning architec- ture evaluation via full-stack integration,","venue":null,"work_id":"ab39a530-390e-4adc-93a3-6b76a4c8196b","year":2021},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.517404Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:6d08517414ffe37b31ff4a7c9775a36e458b54adf8c6b3d3feb7e8f450115476","observation_id":"44a605b3-dba0-4b94-b0d1-e539f4e7b84b","resolution":{"observed_at":"2026-08-06T14:49:57.230594Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.521235Z","title":"Verigen: A large language model for verilog code generation,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.521235Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:0d5ffaeab111b8642044b65ce035c7e2d726750c6ba71f4e5c7ee36edcfe1ead","observation_id":"415193a2-3c56-4852-b14d-323c3c8497a4","resolution":{"observed_at":"2026-08-06T14:49:56.521235Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.211881Z","title":"Chateda: A large language model powered autonomous agent for eda,","venue":null,"work_id":"f174abf0-7dd2-433e-85fa-26bf50e93bc3","year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.526926Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:79f380d2757db5eb43539f697e7f532a798c1ea6d09b13c36e648b18b3008c90","observation_id":"8211d1d9-4e8c-4c3e-9500-7ab9354835d8","resolution":{"observed_at":"2026-08-06T14:49:57.214875Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.531144Z","title":"Chipgpt: How far are we from natural language hardware design,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.531144Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:507420c2b3f20e8583589f95ae3029efedad747eb3b192ee113b96b1046feba7","observation_id":"b25cf2fb-743e-4af0-9afd-a81a1489158a","resolution":{"observed_at":"2026-08-06T14:49:56.531144Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2311.04887","last_updated":"2024-06-04T19:12:48Z","snapshot_observed_at":"2026-08-05T17:48:12.430235Z","submitted_at":"2023-11-08T18:46:39Z","title":"AutoChip: Automating HDL Generation Using LLM Feedback","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2311.04887","snapshot_observed_at":"2026-08-06T14:49:56.535191Z","title":"Autochip: Automating hdl generation using llm feedback,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.535191Z"},"links":{"cited_paper":"/paper/2311.04887","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:9bbc41a592d68601ab747625ddba04b1fb95ed8be038559572cce4d0e8d9ae77","observation_id":"ed0691f0-4c50-4e50-84f9-d6651403214d","resolution":{"observed_at":"2026-08-06T14:49:56.535191Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.539382Z","title":"Gpt4aigchip: Towards next-generation ai accelerator design automation via large language models,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.539382Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:5b35d184d4c683bf2970c18b1484399b04b8e5637240f5e5aed54ec7cf986f13","observation_id":"7006730b-fcad-4f88-bcbf-de946724a6a6","resolution":{"observed_at":"2026-08-06T14:49:56.539382Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.196350Z","title":"Sa-ds: A dataset for large language model- driven ai accelerator design generation,","venue":null,"work_id":"ea0b8cd9-d83a-4975-b56c-a35e1776804f","year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.543382Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:331b86bb0eb2860d790b2bd986418eb738b2e79dac66eed3705688c916b31c16","observation_id":"00e805d7-8f4d-4890-9a07-01d21231d523","resolution":{"observed_at":"2026-08-06T14:49:57.199377Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.187475Z","title":"Gpt-4o: Openai’s advanced generative language model,","venue":null,"work_id":"11a297b3-e56f-401b-a4ad-df76204977f5","year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.547052Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:7eed41d16897a959f3bf4bc473c4b47b523a112c014f8bbeda15b0b3c95831ef","observation_id":"75d922fa-794b-48a3-9ab9-1b0293f89a12","resolution":{"observed_at":"2026-08-06T14:49:57.190430Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.178499Z","title":"Claude 3.5 sonnet: Anthropic’s advanced language model,","venue":null,"work_id":"75e6abb8-4d02-455d-b7d5-9fd24d4db309","year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.550696Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:feb383b21fe530939dc08bba1501dae2a246611c9331c0ea1ba3e8ebb5f1efc8","observation_id":"d1654159-1daa-4928-a75c-490f8d2dc437","resolution":{"observed_at":"2026-08-06T14:49:57.181870Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2108.07258","last_updated":"2022-07-12T23:45:14Z","snapshot_observed_at":"2026-08-02T09:20:40.804790Z","submitted_at":"2021-08-16T17:50:08Z","title":"On the Opportunities and Risks of Foundation Models","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2108.07258","snapshot_observed_at":"2026-08-06T14:49:56.555409Z","title":"On the opportunities and risks of foundation models,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.555409Z"},"links":{"cited_paper":"/paper/2108.07258","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:197aa31692fe531346889b4fbd1b97f08bc244d8c6b6a089bca774c02c3b8fa7","observation_id":"c23053e0-607f-479d-ad45-c494a75a74b9","resolution":{"observed_at":"2026-08-06T14:49:56.555409Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2410.18582","last_updated":"2024-10-24T09:35:21Z","snapshot_observed_at":"2026-08-08T12:25:06.536607Z","submitted_at":"2024-10-24T09:35:21Z","title":"LLM-Aided Efficient Hardware Design Automation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2410.18582","snapshot_observed_at":"2026-08-06T14:49:56.560376Z","title":"Llm-aided efficient hardware design automation,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.560376Z"},"links":{"cited_paper":"/paper/2410.18582","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:0fb296944f665cd1f5f88d0ea6d84c83127ee7de2f8c60320b88212103bc673d","observation_id":"189081b5-576b-49bb-8818-901e7df32c96","resolution":{"observed_at":"2026-08-06T14:49:56.560376Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2403.07257","last_updated":"2024-05-01T10:43:36Z","snapshot_observed_at":"2026-08-07T05:54:06.933164Z","submitted_at":"2024-03-12T02:26:30Z","title":"The Dawn of AI-Native EDA: Opportunities and Challenges of Large Circuit Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2403.07257","snapshot_observed_at":"2026-08-06T14:49:56.564912Z","title":"The dawn of ai-native eda: Op- portunities and challenges of large circuit models,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.564912Z"},"links":{"cited_paper":"/paper/2403.07257","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:04d06e47309c9ed0864240a07584f3474faa4e46cc465ceeaa7ab3c49661964a","observation_id":"32782312-4ab5-4a82-96d7-0490272870a1","resolution":{"observed_at":"2026-08-06T14:49:56.564912Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.169628Z","title":"Cybercriminals who breached nvidia issue one of the most unusual demands ever,","venue":null,"work_id":"d2b60478-f219-48ea-8509-e014fe069f8a","year":2022},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.568789Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:a0712ef18e972b5c5b27c8c0bcf652392f651bc1bd6230b08203fe51ca0fbb0d","observation_id":"3e9e0d33-4983-4fc3-87d1-e626cb2c7e15","resolution":{"observed_at":"2026-08-06T14:49:57.172546Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.160796Z","title":"Fast and accurate ppa modeling with transfer learning,","venue":null,"work_id":"c832a8ae-00cd-48d7-9312-ce7a7653c567","year":2021},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.572701Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:b80bed6d1cca4e3f4f5ce06a3080205420b9df581cf4a25caaa139b6b7c00a66","observation_id":"078d35ab-dded-4138-88b7-88cfd236ea79","resolution":{"observed_at":"2026-08-06T14:49:57.163854Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.576394Z","title":"Federated machine learning: Concept and applications,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.576394Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:3f090744103a553938c5a68f5884726825983596b0f3a7628fa1ed3c26aee07b","observation_id":"3aa9a20e-4b58-490d-ac8a-b6b69b037724","resolution":{"observed_at":"2026-08-06T14:49:56.576394Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1902.01046","last_updated":"2019-03-22T20:25:57Z","snapshot_observed_at":"2026-08-09T11:18:21.803795Z","submitted_at":"2019-02-04T06:27:41Z","title":"Towards Federated Learning at Scale: System Design","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1902.01046","snapshot_observed_at":"2026-08-06T14:49:56.580378Z","title":"Towards federated learning at scale: Syste m design,","venue":null,"work_id":null,"year":1902},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.580378Z"},"links":{"cited_paper":"/paper/1902.01046","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:8e2c5669255aed0a5a17262ceddbed13df5a926766ec3199161d470e7099a82e","observation_id":"e492b9bb-8e4f-4bcf-8bd5-5998d58864b6","resolution":{"observed_at":"2026-08-06T14:49:56.580378Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.584566Z","title":"Communication-efficient learning of deep networks from decentralized data,","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.584566Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:18248c1c31146991f1019eee87da0a6b31d55a1e30df6d50fd7b700381823c91","observation_id":"ceb3df3d-f574-40d5-9422-7632fd43f1dc","resolution":{"observed_at":"2026-08-06T14:49:56.584566Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.11505","last_updated":"2024-05-30T15:46:10Z","snapshot_observed_at":"2026-08-09T09:49:22.649476Z","submitted_at":"2024-02-18T08:32:59Z","title":"Federated Fine-tuning of Large Language Models under Heterogeneous Tasks and Client Resources","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.11505","snapshot_observed_at":"2026-08-06T14:49:56.588435Z","title":"Federated fine-tuning of large language models under heterogeneous language tasks and client resources,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.588435Z"},"links":{"cited_paper":"/paper/2402.11505","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:579e69c3962954f3ef308ddf46042bb41a4041c610a5c61fa2ba55e04c89ceea","observation_id":"37add713-bd64-480a-ac98-ad05fa1a5df1","resolution":{"observed_at":"2026-08-06T14:49:56.588435Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.139112Z","title":"Federatedscope-llm: A comprehensive package for fine-tuning large language models in federated learning,","venue":null,"work_id":"08c50257-979a-4633-90cc-c168286a2fef","year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.592831Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:6d0a1ff78862db7f010cddf06955fcd2452b3a1643622519b17423d26572dfe3","observation_id":"ae620291-51c9-4fc7-a9c0-512b9701e47c","resolution":{"observed_at":"2026-08-06T14:49:57.142509Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2406.05233","last_updated":"2024-06-07T19:42:05Z","snapshot_observed_at":"2026-08-10T06:47:43.535285Z","submitted_at":"2024-06-07T19:42:05Z","title":"Federated LoRA with Sparse Communication","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2406.05233","snapshot_observed_at":"2026-08-06T14:49:56.596673Z","title":"Federated lora with sparse communication,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.596673Z"},"links":{"cited_paper":"/paper/2406.05233","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:23d02cb189954f7e59bcb547b8ba71709ac187e33354800417a030e6f10494c7","observation_id":"f1633f46-e75f-4c18-b791-431c3d32dcaa","resolution":{"observed_at":"2026-08-06T14:49:56.596673Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2010.02075","last_updated":"2020-10-05T15:12:52Z","snapshot_observed_at":"2026-07-06T10:01:35.418341Z","submitted_at":"2020-10-05T15:12:52Z","title":"Learned Hardware/Software Co-Design of Neural Accelerators","version":1},"cited_work":{"arxiv_id":"2010.02075","doi":null,"metadata_source":"pith","pith_arxiv_id":"2010.02075","snapshot_observed_at":"2026-08-06T14:49:56.776182Z","title":"Learned Hardware/Software Co-Design of Neural Accelerators","venue":"cs.LG","work_id":"f39907ff-0944-4b60-9013-f2ea626cc74b","year":2020},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.601189Z"},"links":{"cited_paper":"/paper/2010.02075","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:0db7d760f07d803274da1bb521ead0052b707ec5880c0cb20861e642659bd073","observation_id":"87cb526e-9d16-4257-97e7-224704e1575f","resolution":{"observed_at":"2026-08-06T14:49:56.781160Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2212.10559","last_updated":"2023-05-15T11:45:12Z","snapshot_observed_at":"2026-08-09T08:03:27.441735Z","submitted_at":"2022-12-20T18:58:48Z","title":"Why Can GPT Learn In-Context? Language Models Implicitly Perform Gradient Descent as Meta-Optimizers","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2212.10559","snapshot_observed_at":"2026-08-06T14:49:56.605376Z","title":"Why can gpt learn in-context? language models implicitly perform gradient descent as meta-optimizers,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.605376Z"},"links":{"cited_paper":"/paper/2212.10559","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:a698208dbfeb424349cfb3658eed82195eea7b83340a5dcf2d3b7359a3c1f2e4","observation_id":"4416e9c6-7f19-4c47-a553-1d75d4f02152","resolution":{"observed_at":"2026-08-06T14:49:56.605376Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2005.14165","last_updated":"2020-07-22T19:47:17Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2020-05-28T17:29:03Z","title":"Language Models are Few-Shot Learners","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2005.14165","snapshot_observed_at":"2026-08-06T14:49:56.608873Z","title":"Language models are few-shot learners,","venue":null,"work_id":null,"year":2005},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.608873Z"},"links":{"cited_paper":"/paper/2005.14165","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:362f5ce2ffa018254ee9004441ba9f18a9ced5b347f015b39841c19b35320498","observation_id":"3a87335e-481b-459c-841b-db94903296eb","resolution":{"observed_at":"2026-08-06T14:49:56.608873Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1810.04805","last_updated":"2019-05-24T20:37:26Z","snapshot_observed_at":"2026-07-30T09:12:38.100527Z","submitted_at":"2018-10-11T00:50:01Z","title":"BERT: Pre-training of Deep Bidirectional Transformers for Language Understanding","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1810.04805","snapshot_observed_at":"2026-08-06T14:49:56.612300Z","title":"Bert: Pre-training of deep bidirectional transformers for language understanding,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.612300Z"},"links":{"cited_paper":"/paper/1810.04805","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:1d9a12c60c4f14f3a7468b47782127b422266527e782919eb8096dc0d1ab4444","observation_id":"abdee3c4-3b95-4761-9d38-653af9527ad6","resolution":{"observed_at":"2026-08-06T14:49:56.612300Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1907.11692","last_updated":"2019-07-26T17:48:29Z","snapshot_observed_at":"2026-07-31T22:31:37.910868Z","submitted_at":"2019-07-26T17:48:29Z","title":"RoBERTa: A Robustly Optimized BERT Pretraining Approach","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1907.11692","snapshot_observed_at":"2026-08-06T14:49:56.615565Z","title":"Roberta: A robustly optimized bert pretraining approach,","venue":null,"work_id":null,"year":1907},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.615565Z"},"links":{"cited_paper":"/paper/1907.11692","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:62698c1bdb15af3c58d8ec25d9a3699e9b6213411b55e33774dcf9eaca729dd1","observation_id":"1713e9da-0cde-4282-af5b-5013a4ae86d4","resolution":{"observed_at":"2026-08-06T14:49:56.615565Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.622444Z","title":"Qlora: Efficient finetuning of quantized llms,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.622444Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:db54498277d6a6016ace4a69a1cd7035e92da9a5f1afb6409800023710ebc8ce","observation_id":"fa060d0d-77f3-41ca-88e1-9aa76edda469","resolution":{"observed_at":"2026-08-06T14:49:56.622444Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2205.01068","last_updated":"2022-06-21T17:04:40Z","snapshot_observed_at":"2026-08-06T03:13:37.403059Z","submitted_at":"2022-05-02T17:49:50Z","title":"OPT: Open Pre-trained Transformer Language Models","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2205.01068","snapshot_observed_at":"2026-08-06T14:49:56.625257Z","title":"Opt: Open pre-trained transformer language models,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.625257Z"},"links":{"cited_paper":"/paper/2205.01068","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:bbb069dfab0dfa279239c831cdff6e740477d020679b593baaa2685d443405fb","observation_id":"d1480d08-4cbc-4591-a4d2-e24406f002e9","resolution":{"observed_at":"2026-08-06T14:49:56.625257Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.124161Z","title":"Motivation for and evaluation of the first tensor processing unit,","venue":null,"work_id":"c1c57510-4c1f-47e4-8e7a-5f1331138769","year":2018},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.628299Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:00726eb7c73d159e8f9d35ddbe61e6541f75b7471a7eb290068b895c946692f2","observation_id":"3c8d3ed1-e494-4a52-b3ec-436fa3aa9f6b","resolution":{"observed_at":"2026-08-06T14:49:57.127502Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.114694Z","title":"Aptpu: Approximate computing based tensor processing unit,","venue":null,"work_id":"f43dd12b-5fde-4bc6-9ae8-ed4b6a8d25e7","year":2022},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.631046Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:fd2686a544ee68d31001fb6cfd4698f5368cf41216b249ec0ea2c4dfc2e54eb8","observation_id":"6bf3cb58-74ba-415a-be74-f6d91caabeff","resolution":{"observed_at":"2026-08-06T14:49:57.117945Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:57.105040Z","title":"[Online]","venue":null,"work_id":"7bc29a94-ba96-4bd1-981b-df57190d1cb1","year":2018},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.633950Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:568224437a45cc63a2afaa2b3635508467c4f78d145a9350cae4bb31289b0e12","observation_id":"a18ef02b-31a3-4617-8e40-abc93ab1cdd7","resolution":{"observed_at":"2026-08-06T14:49:57.108422Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.637065Z","title":"Least squares quantization in pcm,","venue":null,"work_id":null,"year":1982},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.637065Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:4d3e0b297c0ec2cc90149fdf049bdcb1b57bd06bcbddc5f633a977b1ae22dd0e","observation_id":"42a8be15-3e7f-4f18-8879-5be522c85e08","resolution":{"observed_at":"2026-08-06T14:49:56.637065Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.640174Z","title":"Estimating a dirichlet distribution,","venue":null,"work_id":null,"year":2000},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.640174Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:d817b143539f7f04084b41e891daf8e69ba634a6a875d141f09f4dac79e72e73","observation_id":"18463582-e969-4e39-9ec8-9724786f2452","resolution":{"observed_at":"2026-08-06T14:49:56.640174Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.642977Z","title":"On information and sufficiency,","venue":null,"work_id":null,"year":1951},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.642977Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:53e5affd0276aab35ba8cf2d8885d203d3095372457d2151242e7cab449d3ec9","observation_id":"4c363f89-b13c-491d-a897-5b4181faecb2","resolution":{"observed_at":"2026-08-06T14:49:56.642977Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.646339Z","title":"The three sigma rule,","venue":null,"work_id":null,"year":1994},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.646339Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:18430f0ec7a43f7f97799ec2bbc878f2395218763598bb6c47ae5082ba46ea18","observation_id":"83b74d67-fa0c-43e2-aeb6-a5677e4f5c90","resolution":{"observed_at":"2026-08-06T14:49:56.646339Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.06954","last_updated":"2024-02-10T13:50:11Z","snapshot_observed_at":"2026-08-10T05:16:36.727805Z","submitted_at":"2024-02-10T13:50:11Z","title":"OpenFedLLM: Training Large Language Models on Decentralized Private Data via Federated Learning","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.06954","snapshot_observed_at":"2026-08-06T14:49:56.649208Z","title":"Openfedllm: Training large language models on decentralized private data via federated learning,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.649208Z"},"links":{"cited_paper":"/paper/2402.06954","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:9b9e64c66b54a80770d3e1c897673caa860210d03b52bd41fdc57ef0a0c77e5c","observation_id":"d0eb8d7b-9668-41ee-84cb-05f86450ea99","resolution":{"observed_at":"2026-08-06T14:49:56.649208Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.652069Z","title":"Lora: Low-rank adaptation of large language models,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.652069Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:1632fa3372ae20c9eb3b7d72c25a7956f34fe4ce6ac7c6f4521c6ac4344e3590","observation_id":"3d3b5445-5b0f-4c15-996f-df9fc8e891be","resolution":{"observed_at":"2026-08-06T14:49:56.652069Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.657962Z","title":"Decoupled weight decay regularization,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.657962Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:b5a54e2c74705ce611a86b5cd502cc96750ba4b8a65ae2c5414f007fa107a3b5","observation_id":"0c051ba0-70db-423a-8321-3dc27b748a65","resolution":{"observed_at":"2026-08-06T14:49:56.657962Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.943414Z","title":"Stanford alpaca: An instruction-following llama model,","venue":null,"work_id":"7460c2cc-732f-44a3-a5bc-233118206ab7","year":2023},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.663875Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:f813ccac6413dc99643a004b313f101009f7470d16aecafc017c0fc66365f8c1","observation_id":"824d7445-16d9-498c-8f70-92a98065b2ea","resolution":{"observed_at":"2026-08-06T14:49:56.946414Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.933471Z","title":"Gpt-o1: Specialized generative pre-trained transformer for do- main applications,","venue":null,"work_id":"41d987c0-24e2-4b38-97fb-afe78cf85134","year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.666425Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:94c16d80cdaac697c2af7f8aa1c2814524babb358c6afed79959510cafe8ea72","observation_id":"48ef78b4-b8e7-4002-8d45-0254ff5923f1","resolution":{"observed_at":"2026-08-06T14:49:56.936973Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T14:49:56.922047Z","title":"Gemini advanced: High-performance large language model,","venue":null,"work_id":"def8eb96-04a8-4f30-9bca-342ff7f9efd8","year":2024},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.669137Z"},"links":{"citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:db2cffd6a5cd63836fa2a1aba265b26c1eaa0ce4566e503a2baae897f3b46445","observation_id":"2cdedbc0-cdc5-4489-83d6-0c1849dc623e","resolution":{"observed_at":"2026-08-06T14:49:56.925105Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1711.05101","last_updated":"2019-01-04T21:01:49Z","snapshot_observed_at":"2026-08-09T20:34:52.923500Z","submitted_at":"2017-11-14T14:24:06Z","title":"Decoupled Weight Decay Regularization","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1711.05101","snapshot_observed_at":"2026-08-06T14:49:56.660802Z","title":"Available: https://arxiv.org/abs/1711.05101","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":2019,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.660802Z"},"links":{"cited_paper":"/paper/1711.05101","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:84cc6a442e941cd2fb2596916e93e087a55218b39c5733065a72965477ba62a1","observation_id":"742e0e60-3d42-42a2-b10e-e1ddfbcb2e43","resolution":{"observed_at":"2026-08-06T14:49:56.660802Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2106.09685","last_updated":"2021-10-16T18:40:34Z","snapshot_observed_at":"2026-08-07T07:43:16.294957Z","submitted_at":"2021-06-17T17:37:18Z","title":"LoRA: Low-Rank Adaptation of Large Language Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2106.09685","snapshot_observed_at":"2026-08-06T14:49:56.655047Z","title":"Available: https://arxiv.org/abs/2106.09685","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design","version":1},"reference_index":2021,"source":"pdf_text","source_observed_at":"2026-08-06T14:49:56.655047Z"},"links":{"cited_paper":"/paper/2106.09685","citing_paper":"/paper/2508.13162"},"observation_digest":"sha256:df80ede454613e80ca8af7db7c395df948dc93b6cfbf47d3161771c53f949971","observation_id":"5f15fde8-0d39-4f9b-b2f0-50daca48a203","resolution":{"observed_at":"2026-08-06T14:49:56.655047Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2508.13162","last_updated":"2025-07-23T15:38:14Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-09T03:13:26.895349Z","submitted_at":"2025-07-23T15:38:14Z","title":"FedChip: Federated LLM for Artificial Intelligence Accelerator Chip Design"},"reference_resolution":{"displayed":44,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":27,"verified_exact":1,"verified_fuzzy":16},"total_outbound_references":44},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 44 of 44 outbound references and 0 inbound Pith citation observations for arXiv:2508.13162."}