{"as_of":"2026-08-14T15:56:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:1e5644ee78d0e019543a351ff8ae7355e2537c4ff5447e842e8c8854b4eeaf91","coverage":[{"denominator":14,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":14,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-05T16:41:40.827128Z","state":"measured"},{"denominator":15,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":15,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-14T06:32:32.682623+00:00","state":"measured"},{"denominator":1,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":1,"source":"paper_references, paper_reference_links","source_observed_at":"2026-05-09T18:14:34.542488Z","state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"arxiv_reference","source_observed_at":"2026-05-11T16:16:09.335950Z","state":"measured"}],"external_citation_measurements":[],"inbound":[{"citation":{"cited_paper":{"arxiv_id":"2508.18043","last_updated":"2025-08-25T13:59:25Z","snapshot_observed_at":"2026-08-05T16:41:19.538793Z","submitted_at":"2025-08-25T13:59:25Z","title":"Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System","version":1},"cited_work":{"arxiv_id":"2508.18043","doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":"2508.18043","snapshot_observed_at":"2026-06-05T21:23:00.469572Z","title":"Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System","venue":null,"work_id":"e14d9530-5e53-462d-92d3-cb997a59b7c1","year":2025},"citing_paper":{"arxiv_id":"2605.01419","last_updated":"2026-05-02T12:31:40Z","snapshot_observed_at":"2026-08-11T06:19:38.139067Z","submitted_at":"2026-05-02T12:31:40Z","title":"Understanding Simulated Architecture via gem5 Call-Stack Profiling","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-05-09T18:14:34.542488Z"},"links":{"cited_paper":"/paper/2508.18043","citing_paper":"/paper/2605.01419"},"observation_digest":"sha256:bdb93a7d253984dcf98e2bbc8feac29576b2dd7a189d937bc3d4167c3ca528e4","observation_id":"0e25057e-e9e4-4ed7-9e53-a61bf5ecf100","resolution":{"observed_at":"2026-05-11T16:16:09.340207Z","resolver_source":"arxiv_id","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}}],"links":{"evidence":"/evidence","html":"/paper/2508.18043/citation-record","integrity":"/paper/2508.18043/integrity","json":"/paper/2508.18043/citation-record.json","paper":"/paper/2508.18043"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:41:42.515320Z","title":"Garnet: A detailed on- chip network model inside a full-system simulator","venue":null,"work_id":"f440af9f-e382-45bf-8ca3-f8e4a0ed105d","year":2009},"citing_paper":{"arxiv_id":"2508.18043","last_updated":"2025-08-25T13:59:25Z","snapshot_observed_at":"2026-08-05T16:41:19.538793Z","submitted_at":"2025-08-25T13:59:25Z","title":"Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-05T16:41:39.788795Z"},"links":{"citing_paper":"/paper/2508.18043"},"observation_digest":"sha256:a6d95e725305a42e79cb16e2501d79d1558f6044d08f849f486bc94c54d00bf2","observation_id":"2f297242-3ab2-4bf8-9a50-b4e9ddff49c4","resolution":{"observed_at":"2026-08-05T16:41:42.559888Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1508.03619","last_updated":"2017-05-16T19:14:14Z","snapshot_observed_at":"2026-08-14T14:13:38.362700Z","submitted_at":"2015-08-14T19:46:48Z","title":"The GAP Benchmark Suite","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1508.03619","snapshot_observed_at":"2026-08-05T16:41:39.900669Z","title":"The GAP benchmark suite.arXiv preprint arXiv:1508.03619, 2015","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2508.18043","last_updated":"2025-08-25T13:59:25Z","snapshot_observed_at":"2026-08-05T16:41:19.538793Z","submitted_at":"2025-08-25T13:59:25Z","title":"Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-05T16:41:39.900669Z"},"links":{"cited_paper":"/paper/1508.03619","citing_paper":"/paper/2508.18043"},"observation_digest":"sha256:044a1d66f85e877ae26585a52c524f8c42ef26838fa65dd7059a22f2f7ab4fa4","observation_id":"1e1a8dd6-0c7c-4843-96ec-2b73078e90ad","resolution":{"observed_at":"2026-08-05T16:41:39.900669Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:41:42.374691Z","title":"The gem5 simulator.ACM SIGARCH computer architecture news, 39(2):1–7, 2011","venue":null,"work_id":"54385133-5c57-4761-b29b-f03ac2d0d7bf","year":2011},"citing_paper":{"arxiv_id":"2508.18043","last_updated":"2025-08-25T13:59:25Z","snapshot_observed_at":"2026-08-05T16:41:19.538793Z","submitted_at":"2025-08-25T13:59:25Z","title":"Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-05T16:41:39.970030Z"},"links":{"citing_paper":"/paper/2508.18043"},"observation_digest":"sha256:4f6edc861e9790858e6ea0492e05396c3ac18f457e9bc87f314f1fb32ac5114b","observation_id":"d8f326bf-d686-4bd4-b6a5-202b2e0a8f74","resolution":{"observed_at":"2026-08-05T16:41:42.447780Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:41:42.229543Z","title":"Fix Performance Bottlenecks with Intel® VTune™ Profiler","venue":null,"work_id":"0357a4cd-5974-4cc7-a0f9-0e4d1212a8cd","year":2024},"citing_paper":{"arxiv_id":"2508.18043","last_updated":"2025-08-25T13:59:25Z","snapshot_observed_at":"2026-08-05T16:41:19.538793Z","submitted_at":"2025-08-25T13:59:25Z","title":"Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-05T16:41:40.060820Z"},"links":{"citing_paper":"/paper/2508.18043"},"observation_digest":"sha256:72e4ddb2a7b03d71ef77d5c571d4e1e7c55c38f6b89ea35eb31ea89eaf30496e","observation_id":"c6eeb2fa-340b-461f-9396-17ac270496cc","resolution":{"observed_at":"2026-08-05T16:41:42.280163Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:41:42.061314Z","title":"gprof2dot","venue":null,"work_id":"4c4a9027-bfa6-42b8-9deb-e41fec6992ff","year":2024},"citing_paper":{"arxiv_id":"2508.18043","last_updated":"2025-08-25T13:59:25Z","snapshot_observed_at":"2026-08-05T16:41:19.538793Z","submitted_at":"2025-08-25T13:59:25Z","title":"Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-05T16:41:40.132929Z"},"links":{"citing_paper":"/paper/2508.18043"},"observation_digest":"sha256:472e5bb5148d190de24ed00d841dd1a45acb6211829eef51692390b55ad1f103","observation_id":"6f44e8ce-f624-4913-8c36-55c744082d48","resolution":{"observed_at":"2026-08-05T16:41:42.138331Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:41:40.225195Z","title":"Elsevier, 2011","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2508.18043","last_updated":"2025-08-25T13:59:25Z","snapshot_observed_at":"2026-08-05T16:41:19.538793Z","submitted_at":"2025-08-25T13:59:25Z","title":"Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-05T16:41:40.225195Z"},"links":{"citing_paper":"/paper/2508.18043"},"observation_digest":"sha256:e70acd5f588ab93551d09eba59f06838f055a8e3cc3c2839cead3f90f5c6ab16","observation_id":"a1a4e284-ff3c-4454-878c-2bd4a544f056","resolution":{"observed_at":"2026-08-05T16:41:40.225195Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:41:41.869913Z","title":"gem5 documentation.https://www.gem5.org/documentation/, 2025","venue":null,"work_id":"fc3f5c92-58a2-4d59-9fb5-408a2cce41c9","year":2025},"citing_paper":{"arxiv_id":"2508.18043","last_updated":"2025-08-25T13:59:25Z","snapshot_observed_at":"2026-08-05T16:41:19.538793Z","submitted_at":"2025-08-25T13:59:25Z","title":"Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-05T16:41:40.304091Z"},"links":{"citing_paper":"/paper/2508.18043"},"observation_digest":"sha256:fae1b477c231042e64f56d181dc6650c1a70143d00bc1bb001f0994b6ed09121","observation_id":"02dcf0f1-cde6-4414-8461-963282cbf751","resolution":{"observed_at":"2026-08-05T16:41:41.964029Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2007.03152","last_updated":"2020-09-30T02:35:48Z","snapshot_observed_at":"2026-08-14T04:51:50.002524Z","submitted_at":"2020-07-07T01:15:13Z","title":"The gem5 Simulator: Version 20.0+","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2007.03152","snapshot_observed_at":"2026-08-05T16:41:40.386308Z","title":"The gem5 simulator: Version 20.0+.arXiv preprint arXiv:2007.03152, 2020","venue":null,"work_id":null,"year":2007},"citing_paper":{"arxiv_id":"2508.18043","last_updated":"2025-08-25T13:59:25Z","snapshot_observed_at":"2026-08-05T16:41:19.538793Z","submitted_at":"2025-08-25T13:59:25Z","title":"Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-05T16:41:40.386308Z"},"links":{"cited_paper":"/paper/2007.03152","citing_paper":"/paper/2508.18043"},"observation_digest":"sha256:cce50c16ad6e2c96bb601426cfeb851651ff1b695a255ae61f716401a39739a7","observation_id":"c62b79fe-d243-4f14-9982-0e7a0ab5196a","resolution":{"observed_at":"2026-08-05T16:41:40.386308Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:41:41.749256Z","title":"URLhttps://man7.org/linux/ man-pages/man2/syscalls.2.html","venue":null,"work_id":"6cbcc2df-bdd7-4774-a645-056dd4d52119","year":2024},"citing_paper":{"arxiv_id":"2508.18043","last_updated":"2025-08-25T13:59:25Z","snapshot_observed_at":"2026-08-05T16:41:19.538793Z","submitted_at":"2025-08-25T13:59:25Z","title":"Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-05T16:41:40.466933Z"},"links":{"citing_paper":"/paper/2508.18043"},"observation_digest":"sha256:545ff018f04ee7a3faf2b504ffa02187433da316b5f4e057ce87b0ccb3fb3411","observation_id":"dd347dc5-07ba-47ef-a1dd-07a32eb69522","resolution":{"observed_at":"2026-08-05T16:41:41.806841Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:41:41.612418Z","title":"Automatically characterizing large scale program behavior","venue":null,"work_id":"b8882dd3-f7c5-43ab-b746-ae76a261f517","year":2002},"citing_paper":{"arxiv_id":"2508.18043","last_updated":"2025-08-25T13:59:25Z","snapshot_observed_at":"2026-08-05T16:41:19.538793Z","submitted_at":"2025-08-25T13:59:25Z","title":"Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-05T16:41:40.534644Z"},"links":{"citing_paper":"/paper/2508.18043"},"observation_digest":"sha256:424339c82942a36f3365a4e0c049f7a6aab0070e5f86f14b2677cd8e5fb9ee25","observation_id":"bc077e31-d5e3-42f5-8205-7bb97344d55f","resolution":{"observed_at":"2026-08-05T16:41:41.682822Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:41:41.462443Z","title":"SPEC 2017 documentation, 2017","venue":null,"work_id":"ad4a8ccb-aa5f-4dd0-8bb2-c91d9ed952f3","year":2017},"citing_paper":{"arxiv_id":"2508.18043","last_updated":"2025-08-25T13:59:25Z","snapshot_observed_at":"2026-08-05T16:41:19.538793Z","submitted_at":"2025-08-25T13:59:25Z","title":"Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-05T16:41:40.621734Z"},"links":{"citing_paper":"/paper/2508.18043"},"observation_digest":"sha256:596675cd0ff115bf67b59ea5b80ad2a5eee9fa1bd1f90c526eccf439dd871463","observation_id":"0aef5775-cab5-4a1a-ad96-40ad1ad0136a","resolution":{"observed_at":"2026-08-05T16:41:41.540059Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:41:41.295953Z","title":"An efficient algorithm for exploiting multiple arithmetic units.IBM Journal of research and Development, 11(1):25–33, 1967","venue":null,"work_id":"81f797e1-83ce-4707-a8ac-ce699a374ad1","year":1967},"citing_paper":{"arxiv_id":"2508.18043","last_updated":"2025-08-25T13:59:25Z","snapshot_observed_at":"2026-08-05T16:41:19.538793Z","submitted_at":"2025-08-25T13:59:25Z","title":"Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-05T16:41:40.680818Z"},"links":{"citing_paper":"/paper/2508.18043"},"observation_digest":"sha256:5a4b4ee3e943dbbe0ee7b1496bf9b4f79aab021bca8a876264ddadc18c44d34f","observation_id":"269c4021-2b1f-4fe1-983a-531ce6f9772e","resolution":{"observed_at":"2026-08-05T16:41:41.388784Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:41:41.095149Z","title":"Profiling gem5 simulator","venue":null,"work_id":"604e72ba-c771-4f78-b918-adf0bc3aec3b","year":2023},"citing_paper":{"arxiv_id":"2508.18043","last_updated":"2025-08-25T13:59:25Z","snapshot_observed_at":"2026-08-05T16:41:19.538793Z","submitted_at":"2025-08-25T13:59:25Z","title":"Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-05T16:41:40.738923Z"},"links":{"citing_paper":"/paper/2508.18043"},"observation_digest":"sha256:34bb771c56b12d31edda1e5dab656a964b883299f1d74f225d896adbc8a0a997","observation_id":"2ef14a5c-7141-4eae-b9f2-611baed539fc","resolution":{"observed_at":"2026-08-05T16:41:41.177417Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T16:41:40.951356Z","title":null,"venue":null,"work_id":"af4c7625-4e19-466f-a1ab-fe20bd576e6d","year":2017},"citing_paper":{"arxiv_id":"2508.18043","last_updated":"2025-08-25T13:59:25Z","snapshot_observed_at":"2026-08-05T16:41:19.538793Z","submitted_at":"2025-08-25T13:59:25Z","title":"Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-05T16:41:40.827128Z"},"links":{"citing_paper":"/paper/2508.18043"},"observation_digest":"sha256:5dd6586d9f9884080e1aee965a4bb361ec0c1a56b9a40d0e692c3d6522bd00a2","observation_id":"67fe9054-8e66-4f85-a292-f2a71646780a","resolution":{"observed_at":"2026-08-05T16:41:41.032305Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2508.18043","last_updated":"2025-08-25T13:59:25Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-05T16:41:19.538793Z","submitted_at":"2025-08-25T13:59:25Z","title":"Anatomy of the gem5 Simulator: AtomicSimpleCPU, TimingSimpleCPU, O3CPU, and Their Interaction with the Ruby Memory System"},"reference_resolution":{"displayed":14,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":4,"verified_exact":0,"verified_fuzzy":10},"total_outbound_references":14},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"thesis":"As of 14 August 2026, this Paper Citation Record lists 14 of 14 outbound references and 1 inbound Pith citation observation for arXiv:2508.18043."}