{"as_of":"2026-08-19T08:30:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:642d7c0d020a90c48cf74c227883ee86b7c3524723763af6677139ba7b778096","coverage":[{"denominator":44,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":44,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-15T16:55:19.862143Z","state":"measured"},{"denominator":44,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":44,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-19T06:32:44.657259+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2508.20334/citation-record","integrity":"/paper/2508.20334/integrity","json":"/paper/2508.20334/citation-record.json","paper":"/paper/2508.20334"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:20.395615Z","title":"Chatgpt consumes enough power in one year to charge over three million electric cars,","venue":null,"work_id":"58941773-ea8d-44bf-a0b2-aff40ed49996","year":null},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.704471Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:7f018e46f83adeff32797dd0a2320050f152307a87e9c8a1fb003d28cfa16a12","observation_id":"4012fe98-6dfb-4c38-83ac-2dabe1473b99","resolution":{"observed_at":"2026-08-15T16:55:20.399419Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:20.384623Z","title":"Openai training and inference costs could reach 7bnfor2024,aistartupsettolose 5bn - report,","venue":null,"work_id":"9936d4d5-8443-450a-95bb-53e7466d0719","year":2024},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.708510Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:dd78ca04f9d1785733a6d5372c68c498de56da127587b52a32793a825b04303b","observation_id":"211ff7b3-e582-4170-b427-c055c833ed07","resolution":{"observed_at":"2026-08-15T16:55:20.388434Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:19.712033Z","title":"From words to watts: Benchmarking the energy costs of large language model infer- ence,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.712033Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:b9a655013be3648401f51a340bd5500078fd54d06b3d2940e578387ff6958dde","observation_id":"ce3982c6-327a-4182-a64c-00b5e572660e","resolution":{"observed_at":"2026-08-15T16:55:19.712033Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2401.00448","last_updated":"2025-04-14T10:11:13Z","snapshot_observed_at":"2026-08-16T14:30:39.251880Z","submitted_at":"2023-12-31T10:53:58Z","title":"Beyond Chinchilla-Optimal: Accounting for Inference in Language Model Scaling Laws","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2401.00448","snapshot_observed_at":"2026-08-15T16:55:19.715877Z","title":"Beyond chinchilla- optimal: Accounting for inference in language model scaling laws,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.715877Z"},"links":{"cited_paper":"/paper/2401.00448","citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:cb345ca74e3fb60b7a95053511a1918d038f91287ba5b4a2530af6c5611b5a25","observation_id":"7e8bae99-5893-420d-8056-9fb97bddcbe6","resolution":{"observed_at":"2026-08-15T16:55:19.715877Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:19.720465Z","title":"Quantization and training of neural networks for efficient integer-arithmetic-only inference,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.720465Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:6f45d89c963d2135c82002c4dcb525b8a357609ae78e1522fe90a8116ffc10d3","observation_id":"cf85c15c-106f-468f-8db9-be1fb634d5a1","resolution":{"observed_at":"2026-08-15T16:55:19.720465Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2504.18547","last_updated":"2025-08-04T19:26:11Z","snapshot_observed_at":"2026-08-19T07:07:48.399133Z","submitted_at":"2025-04-11T16:09:54Z","title":"Low-Bit Integerization of Vision Transformers using Operand Reordering for Efficient Hardware","version":2},"cited_work":{"arxiv_id":"2504.18547","doi":null,"metadata_source":"pith","pith_arxiv_id":"2504.18547","snapshot_observed_at":"2026-08-15T16:55:20.062548Z","title":"Low-Bit Integerization of Vision Transformers using Operand Reordering for Efficient Hardware","venue":"cs.LG","work_id":"c6862471-cb4a-4a94-9fc7-a14de42ce061","year":2025},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.724200Z"},"links":{"cited_paper":"/paper/2504.18547","citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:b4eec67e43304a4b0208ff6218192b49f86231acb5ce12f9235a99b0d920b738","observation_id":"00f5adff-cc76-4e23-8d2a-cf1535564325","resolution":{"observed_at":"2026-08-15T16:55:20.067008Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:19.728368Z","title":"I-vit: Integer-only quantization for efficient vision transformer inference,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.728368Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:6a0bdaa617a32339c5f283a041836aaea03cd27741da96cffe30657956700360","observation_id":"ea51733e-f154-4c57-9fb1-98d526b9632e","resolution":{"observed_at":"2026-08-15T16:55:19.728368Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2201.07703","last_updated":"2022-09-06T02:40:26Z","snapshot_observed_at":"2026-08-16T17:27:17.877719Z","submitted_at":"2022-01-19T16:43:17Z","title":"Q-ViT: Fully Differentiable Quantization for Vision Transformer","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2201.07703","snapshot_observed_at":"2026-08-15T16:55:19.732091Z","title":"Q-vit: Fully differentiable quantization for vision transformer,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.732091Z"},"links":{"cited_paper":"/paper/2201.07703","citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:c8e1e54a31b6283072418362e1bb58b5cafeb1bc04118b9801b32f26bb9ba986","observation_id":"9e5e2b9e-f006-4c8a-b611-12ddee52c2fc","resolution":{"observed_at":"2026-08-15T16:55:19.732091Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:19.735806Z","title":"Roofline: an insightful visual performance model for multicore architectures,","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.735806Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:4abf8da1ac95ec0e03c7659260d3c04a6257866dd9351981489c92c63b3015d3","observation_id":"4d7b61d3-165b-4ac8-a3f0-1f67831b9eae","resolution":{"observed_at":"2026-08-15T16:55:19.735806Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:20.346181Z","title":"Thinet: A filter level pruning method for deep neural network compression,","venue":null,"work_id":"999ff97a-1438-4a47-8d13-9f1f5c6d246d","year":2017},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.739138Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:caea1d4e9a90d5f2acee2dd6a006a2969530708b29124b50a77fed998941f0d7","observation_id":"1b88ebef-69c1-493b-8df9-ee409956b043","resolution":{"observed_at":"2026-08-15T16:55:20.350079Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1510.00149","last_updated":"2016-02-15T06:25:40Z","snapshot_observed_at":"2026-08-04T16:59:47.843960Z","submitted_at":"2015-10-01T09:03:44Z","title":"Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1510.00149","snapshot_observed_at":"2026-08-15T16:55:19.742749Z","title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.742749Z"},"links":{"cited_paper":"/paper/1510.00149","citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:ec5ca63bdfaaa8ddcc89cb558d7dfbc7b9ae6b06d710a26a02452ddcf474d17c","observation_id":"2f153c14-7334-4f38-879e-133015956486","resolution":{"observed_at":"2026-08-15T16:55:19.742749Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1602.02830","last_updated":"2016-03-17T14:54:25Z","snapshot_observed_at":"2026-08-15T07:00:41.403404Z","submitted_at":"2016-02-09T01:01:59Z","title":"Binarized Neural Networks: Training Deep Neural Networks with Weights and Activations Constrained to +1 or -1","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1602.02830","snapshot_observed_at":"2026-08-15T16:55:19.747044Z","title":"Binarized neural networks: Training deep neural networks with weights and activations constrained to+ 1 or-1,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.747044Z"},"links":{"cited_paper":"/paper/1602.02830","citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:314679d54e340d156867cc38c36ab4863d84069269c6ecc444cbe6fbd5234517","observation_id":"2530407c-6c81-4142-bcbf-d6fedd92c832","resolution":{"observed_at":"2026-08-15T16:55:19.747044Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:20.334377Z","title":"Xnor-net: Imagenet classification using binary convolutional neural networks,","venue":null,"work_id":"20255380-a48f-42fa-bcb3-b8c4cee2b8dd","year":2016},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.750911Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:29853bb04e4f1454592f632bdda43472d579592c964a9f04d422f8f23ca2765e","observation_id":"3cbc14cc-3708-4ff0-851f-f9ca6d38125b","resolution":{"observed_at":"2026-08-15T16:55:20.338821Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:20.323171Z","title":"Ternary neural networks for resource-efficient ai applications,","venue":null,"work_id":"70f0e717-bd5b-4322-847a-20e9bea4d9bc","year":2017},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.754772Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:cae510c77e02a1efe4659da0ad6d6509bed42f643f9499156e71580ffe2c7bf6","observation_id":"11afe2ae-df21-496f-950b-4e1b7d4d5157","resolution":{"observed_at":"2026-08-15T16:55:20.327027Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1606.06160","last_updated":"2018-02-02T01:43:54Z","snapshot_observed_at":"2026-08-15T08:38:24.917341Z","submitted_at":"2016-06-20T15:02:31Z","title":"DoReFa-Net: Training Low Bitwidth Convolutional Neural Networks with Low Bitwidth Gradients","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1606.06160","snapshot_observed_at":"2026-08-15T16:55:19.758220Z","title":"Dorefa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.758220Z"},"links":{"cited_paper":"/paper/1606.06160","citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:8b73eec8529ba8d9ee8dbff41c5cd1248720bbf239622738baab13e6540a3f5a","observation_id":"ad4e03be-5286-4e34-990c-3f54e55d96f0","resolution":{"observed_at":"2026-08-15T16:55:19.758220Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1807.06964","last_updated":"2018-07-17T13:36:57Z","snapshot_observed_at":"2026-08-14T18:51:00.685683Z","submitted_at":"2018-07-17T13:36:57Z","title":"Bridging the Accuracy Gap for 2-bit Quantized Neural Networks (QNN)","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1807.06964","snapshot_observed_at":"2026-08-15T16:55:19.762001Z","title":"Bridging the accuracy gap for 2-bit quantized neural networks (qnn),","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.762001Z"},"links":{"cited_paper":"/paper/1807.06964","citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:4c5a5c8c43ae9a89d47c7bbfaf65dc9a73ab4c396b98601ad3e2a4513774dafc","observation_id":"f2e6aaef-203b-407b-b502-75077e8ff345","resolution":{"observed_at":"2026-08-15T16:55:19.762001Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2111.13824","last_updated":"2023-02-17T13:17:52Z","snapshot_observed_at":"2026-08-16T22:48:47.551504Z","submitted_at":"2021-11-27T06:20:53Z","title":"FQ-ViT: Post-Training Quantization for Fully Quantized Vision Transformer","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2111.13824","snapshot_observed_at":"2026-08-15T16:55:19.765527Z","title":"Fq-vit: Post-training quantization for fully quantized vision transformer,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.765527Z"},"links":{"cited_paper":"/paper/2111.13824","citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:353962ebc53869f28e3ae99d317478727442558c76e602b07e61a03941d69908","observation_id":"636defa1-b89e-43a2-bca8-4fed6110e090","resolution":{"observed_at":"2026-08-15T16:55:19.765527Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:19.769291Z","title":"I-bert: Integer-only bert quantization,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.769291Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:0dc593aa641532e6baa416b6667cebdf1b20a8ffeba8fb8b64396b230bcbcf92","observation_id":"a1ef793a-51ad-4659-88d3-936fd4bba2ec","resolution":{"observed_at":"2026-08-15T16:55:19.769291Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:20.305365Z","title":"An integer- only and group-vector systolic accelerator for efficiently mapping vision transformer on edge,","venue":null,"work_id":"44fc4504-2275-4953-9be2-64d275ca9888","year":2023},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.772580Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:05b93dc8fc91e7e0c37094846aefacb33eea1c7429e6bc2b55191aa0126aab02","observation_id":"327c2718-080b-422f-af1b-f80987760fda","resolution":{"observed_at":"2026-08-15T16:55:20.309256Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:19.776082Z","title":"Accelerating attention mechanism on fpgas based on efficient reconfigurable systolic array,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.776082Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:ebc35e73bf420b23a6f82da4d3b7db2aff6df29666e13b0a95fe3394abef6188","observation_id":"094f6c60-34d1-4e1c-b587-1c8383ae38c2","resolution":{"observed_at":"2026-08-15T16:55:19.776082Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:19.780063Z","title":"Calabash: Accelerating attention using a systolic array chain on fpgas,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.780063Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:4ddc2c338ad81c06c229c065a85854b48144a035005af025a5c5fa6c32e7f339","observation_id":"b2957fab-5cb0-4a27-af19-00aaf0f098a1","resolution":{"observed_at":"2026-08-15T16:55:19.780063Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:20.282051Z","title":"A 109-gops/w fpga-based vision transformer accelerator with weight-loop dataflow featuring data reusing and resource saving,","venue":null,"work_id":"9367976c-ad24-41bb-af32-c37ccc7023e6","year":2024},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.784013Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:80d31b40f2e7a4b7203bac7e18047acb8849df16db6fed8cf080ab70c4f1a87b","observation_id":"1c681ab2-ff9b-4fb4-b099-d1c860b1ec71","resolution":{"observed_at":"2026-08-15T16:55:20.285920Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:20.270764Z","title":"Auto-vit-acc: An fpga- aware automatic acceleration framework for vision transformer with mixed-scheme quantization,","venue":null,"work_id":"84988429-8961-4c80-8055-781758c409b1","year":2022},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.787644Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:6e8dfb6a42929d8f2e573dad88f89349578e55bdb15fa3dc53e0c27e42b36e73","observation_id":"521c06c2-d374-4be7-b0de-222650702779","resolution":{"observed_at":"2026-08-15T16:55:20.274912Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:20.259039Z","title":"Me-vit: A single-load memory-efficient fpga accelerator for vision transformers,","venue":null,"work_id":"389ea2b6-88a2-4281-b7d7-9fa1b98d625e","year":2023},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.790983Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:3215caf729c90ac00ac540b6a6a51f86e5d00b715b001ad943bd3cbeec5f34b1","observation_id":"d98472af-69dc-4c4c-a3f3-545a5d891b9d","resolution":{"observed_at":"2026-08-15T16:55:20.263308Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:19.794648Z","title":"Eyeriss: An energy- efficient reconfigurable accelerator for deep convolutional neural net- works,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.794648Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:41a8bf2b9f4a0b7e6ae90b7c0061258706d7643ae1bf8df598aa349980137034","observation_id":"b911fba6-2e80-4c82-bf68-b04dc285fe88","resolution":{"observed_at":"2026-08-15T16:55:19.794648Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2010.11929","last_updated":"2021-06-03T13:08:56Z","snapshot_observed_at":"2026-08-16T09:25:53.087782Z","submitted_at":"2020-10-22T17:55:59Z","title":"An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2010.11929","snapshot_observed_at":"2026-08-15T16:55:19.798072Z","title":"An image is worth 16x16 words: Transform- ers for image recognition at scale,","venue":null,"work_id":null,"year":2010},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.798072Z"},"links":{"cited_paper":"/paper/2010.11929","citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:de66c95820d1050293d5990e25a77590d86411354f190f06e7e8e405fd5c5b8b","observation_id":"0895d13d-6dc0-4694-9f7f-f6e066c6250c","resolution":{"observed_at":"2026-08-15T16:55:19.798072Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:19.801817Z","title":"Training data-efficient image transformers & distillation through attention,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.801817Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:2fd71ca5844f6a029fca83f347bdb69d2d4860665af4729b117a9f6e0d7d9e3d","observation_id":"a09446f7-eae6-4f1c-b3be-c25b073c5019","resolution":{"observed_at":"2026-08-15T16:55:19.801817Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:20.236021Z","title":"Fine-grained hardware switching scheme for power reduction in multiplication,","venue":null,"work_id":"4aef7936-82c6-40d0-9fe3-bab2f8d17ad2","year":null},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.805519Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:45e76b9e9e5fac091d670d8297ff4bc429dfc4d7e9f6a4a7a3f5ad1188745a85","observation_id":"71f9fa35-3717-4ad5-bdab-5e58cab6c310","resolution":{"observed_at":"2026-08-15T16:55:20.239701Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:19.812391Z","title":"Note on a method for calculating corrected sums of squares and products,","venue":null,"work_id":null,"year":1962},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.812391Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:30cb68a33749f452cb69b51046ee1aa922b4c360529afa2f2ad83ab78c9060e5","observation_id":"cc44032e-6c27-4fa9-8ba7-5a2642f7ad0e","resolution":{"observed_at":"2026-08-15T16:55:19.812391Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:20.218548Z","title":"Ai and memory wall,","venue":null,"work_id":"bbb1a82f-e5a1-4241-8b90-3f13624a5c49","year":2024},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.815682Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:a72cd9408377b64bbf008c305dd63eefae1b4aa0eed958420610fa8fa0007641","observation_id":"88ac661d-a735-41da-a9cd-61cd666afa9c","resolution":{"observed_at":"2026-08-15T16:55:20.221926Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:20.207562Z","title":"Low power wallace tree multiplier using modified full adder,","venue":null,"work_id":"1d662182-14cc-46ed-82d5-77579832c5aa","year":2015},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.819374Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:dca8fb143774a277d28c29ab4eed63247066136966f34958ea6d647a00f0e406","observation_id":"2396b5d6-c280-4cfd-abb2-6cc3be941003","resolution":{"observed_at":"2026-08-15T16:55:20.211349Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:20.195354Z","title":"Design and imple- mentation of wallace compressor multiplier using vedic mathematics,","venue":null,"work_id":"996d2ae1-7c45-4633-9a33-725d7f816a15","year":2017},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.823065Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:b71efb1a6d6caee9d026bedf633197cd13ddd6ef19db1eb8c8f4d876dcce01dd","observation_id":"0926747f-1a82-4bb7-a5c4-e5115cbd5133","resolution":{"observed_at":"2026-08-15T16:55:20.199382Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:20.182834Z","title":"Hg-pipe: Vision transformer acceleration with hybrid-grained pipeline,","venue":null,"work_id":"d4600cce-06d1-444e-ba76-f047bd7132aa","year":2024},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.826450Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:17e95cf3a88b3a30b96fbcdb3b949e77a1bedbaae9a162aa0ffde3aa00955875","observation_id":"176339dc-7070-4237-aa8e-b3db33340092","resolution":{"observed_at":"2026-08-15T16:55:20.187485Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2505.22194","last_updated":"2025-06-15T10:28:09Z","snapshot_observed_at":"2026-08-13T22:58:34.542272Z","submitted_at":"2025-05-28T10:15:37Z","title":"Refining Datapath for Microscaling ViTs","version":2},"cited_work":{"arxiv_id":"2505.22194","doi":null,"metadata_source":"pith","pith_arxiv_id":"2505.22194","snapshot_observed_at":"2026-08-15T16:55:19.892941Z","title":"Refining Datapath for Microscaling ViTs","venue":"cs.AR","work_id":"fb90683f-06cb-4545-be9c-ac1e1436bcc4","year":2025},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.829989Z"},"links":{"cited_paper":"/paper/2505.22194","citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:5be2eb77e081ba65f776ec85dfb9357eb705bea3173d032eda89f7240404c09e","observation_id":"0bf6463f-95d0-44ec-8774-7ca82f820993","resolution":{"observed_at":"2026-08-15T16:55:19.898881Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:20.171796Z","title":"Via: A novel vision-transformer accelerator based on fpga,","venue":null,"work_id":"15729a09-ad2e-46bd-9df2-5268857f418e","year":2022},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.833872Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:80ba88c2dd7748e928a0dc819a84b56a5997174a781aed0907d952b05a72d23e","observation_id":"09df1120-c9ae-4bac-b5b1-0ddce17f81c1","resolution":{"observed_at":"2026-08-15T16:55:20.175420Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:19.837312Z","title":"Dfx: A low-latency multi-fpga appliance for accelerating transformer-based text generation,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.837312Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:15b602fbb428888321ad8d5f01d74660c10fcefa7def47e68dc265d347a5a04f","observation_id":"65752d4f-a2c7-4618-8e90-91c579777710","resolution":{"observed_at":"2026-08-15T16:55:19.837312Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:19.840548Z","title":"Adaptable butterfly accelerator for attention-based nns via hardware and algorithm co-design,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.840548Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:0bb5d1f80e08e4566fed497a24237782598c32366a013183f0829202d1983b08","observation_id":"c5d9b9ba-615c-4e5d-bd5c-cbd43084ceb1","resolution":{"observed_at":"2026-08-15T16:55:19.840548Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:20.146155Z","title":"The annotated transformer,","venue":null,"work_id":"08f6aa01-2be3-4066-82f0-94fdb170b575","year":2018},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.844007Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:83537e7113e606e0d8c2ca7354baa151916e6c49defa322f967f5127f108dca7","observation_id":"a550ea90-d2a4-423f-b883-f2b7ce8ffe15","resolution":{"observed_at":"2026-08-15T16:55:20.150079Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:20.133901Z","title":"Heatvit: Hardware-efficient adaptive token pruning for vision transformers,","venue":null,"work_id":"95d060b1-f098-4eb1-965e-ca1ee02da48a","year":2023},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.847339Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:48fb76cff0e8478139b371637c1110e63f27bbfea6468c530ddfcbd6c691f5ff","observation_id":"feb54776-5cbc-45eb-99c9-5e8a8fdd5742","resolution":{"observed_at":"2026-08-15T16:55:20.138355Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:20.122098Z","title":"Hardware accelerator for multi-head attention and position-wise feed-forward in the trans- former,","venue":null,"work_id":"811b3561-8b70-40fa-81f7-79b72e26a574","year":2020},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.850660Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:22b8a29d7bb4d94acee0a7110658c8517a38438e03c06fe702dadb236e38c468","observation_id":"aa623fbf-f6ee-4cc0-9747-5edc57117f16","resolution":{"observed_at":"2026-08-15T16:55:20.126051Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:20.110818Z","title":"Ftrans: energy-efficient acceleration of transformers using fpga,","venue":null,"work_id":"409913b8-3ae6-4116-b2b0-bbfde7ce3fba","year":2020},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.853968Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:5f2d5814ab63703d9c191b39e58d204c7e9f7a191303592ff3edb50a8ec5021c","observation_id":"053d198f-e03a-45d2-850f-09cc1408c307","resolution":{"observed_at":"2026-08-15T16:55:20.114764Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:20.098667Z","title":"Design of ion-implanted mosfet’s with very small physical dimensions,","venue":null,"work_id":"cd4efb7f-7e6b-4d33-b752-44c6bd520b93","year":2003},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.858282Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:fbc2c9ccbb5a49a69e422b21757e131afa68f1e118135ad09c92f9e6a59593e3","observation_id":"19dd8bec-7419-4b56-bee9-ea3466bc7c29","resolution":{"observed_at":"2026-08-15T16:55:20.102867Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:20.086773Z","title":"Techpowerup,","venue":null,"work_id":"c5d0a665-5813-467f-a92c-46cd45496f7f","year":null},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.862143Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:6c66d68e9573e3b4a366a4b4357921c2351f0b7fd15321f10137f73ee1a4d703","observation_id":"83b2c214-ec39-48d8-b3d2-3127974e990e","resolution":{"observed_at":"2026-08-15T16:55:20.090716Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2015.3828","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T16:55:19.968816Z","title":"Available: https://ietresearch.onlinelibrary.wiley.com/ doi/abs/10.1049/el.2015.3828","venue":null,"work_id":"85619050-3091-4b76-bb73-9b1fc1595b19","year":2015},"citing_paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers","version":1},"reference_index":2016,"source":"pdf_text","source_observed_at":"2026-08-15T16:55:19.809246Z"},"links":{"citing_paper":"/paper/2508.20334"},"observation_digest":"sha256:fc924d0c90f5ab9431145cfeb9ae34f58046406adf36690b31a0979a2a54ae7f","observation_id":"82d3a5a9-9ce5-47fe-9c6c-cd5560d59ab9","resolution":{"observed_at":"2026-08-15T16:55:19.975172Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2508.20334","last_updated":"2025-08-28T00:32:23Z","latest_version":1,"primary_category":"eess.SY","snapshot_observed_at":"2026-08-16T06:48:16.483458Z","submitted_at":"2025-08-28T00:32:23Z","title":"Systolic Array-based Architecture for Low-Bit Integerized Vision Transformers"},"reference_resolution":{"displayed":44,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":20,"verified_exact":3,"verified_fuzzy":21},"total_outbound_references":44},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"thesis":"As of 19 August 2026, this Paper Citation Record lists 44 of 44 outbound references and 0 inbound Pith citation observations for arXiv:2508.20334."}