{"as_of":"2026-08-09T20:11:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:2af274ae0505b27ed467c3ef428ba27d16993b3d03e6668b0588d069c4fbe5a4","coverage":[{"denominator":22,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":22,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-05T13:12:44.208428Z","state":"measured"},{"denominator":22,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":22,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-09T06:31:02.800959+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2509.00883/citation-record","integrity":"/paper/2509.00883/integrity","json":"/paper/2509.00883/citation-record.json","paper":"/paper/2509.00883"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T13:12:44.900428Z","title":"Simultaneous multithreading: maximizing on -chip parallelism,","venue":null,"work_id":"5d835cc0-93fc-48e5-9492-ef4dc06c1697","year":1995},"citing_paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-05T13:12:44.135514Z"},"links":{"citing_paper":"/paper/2509.00883"},"observation_digest":"sha256:a545a5ae8a4c01ce631e7da642aaca5b94e71998e75cc37feed4c6220064e959","observation_id":"82d19236-2914-4bbf-af68-12b118ddfbb6","resolution":{"observed_at":"2026-08-05T13:12:44.904090Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2008.47518","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T13:12:44.804655Z","title":"Efficiency of thread -level speculation in SMT and CMP architectures - performance, power and thermal perspective,","venue":null,"work_id":"9177ea2b-4bc8-46a7-8acf-2b5a44f0d8b4","year":2008},"citing_paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-05T13:12:44.139373Z"},"links":{"citing_paper":"/paper/2509.00883"},"observation_digest":"sha256:230c61751223b5fa46b1591c92c0bb4b2cc3b860881f591858cc621c2b880f9a","observation_id":"151fff03-e72c-435b-9ca8-194e2080f001","resolution":{"observed_at":"2026-08-05T13:12:44.810601Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2001.93742","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T13:12:44.735124Z","title":"Speculative precomputation: long -range prefetching of delinquent loads,","venue":null,"work_id":"a14d09c7-2ed5-434b-ac2d-82e2e7e541dd","year":2001},"citing_paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-05T13:12:44.142731Z"},"links":{"citing_paper":"/paper/2509.00883"},"observation_digest":"sha256:21dec11955a00467ce3373a7eb2ea268a8a72d35c694686a8adbe322581ea096","observation_id":"32607f83-781c-4157-9e0b-ba453b4cd694","resolution":{"observed_at":"2026-08-05T13:12:44.740365Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T13:12:44.890412Z","title":"Exploring Fine-grained Task Par allelism o n Simultaneous Multithreading Cores,","venue":null,"work_id":"786ed232-8672-401d-a7fb-46dc37e325c3","year":2024},"citing_paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-05T13:12:44.146547Z"},"links":{"citing_paper":"/paper/2509.00883"},"observation_digest":"sha256:a9ba4683cf840a3968fb57c0bbdd092f6917b9fb733bb1d0fbe488608d112245","observation_id":"73152f67-0fcf-4f28-a6fa-d43aaf7a2e09","resolution":{"observed_at":"2026-08-05T13:12:44.893645Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2409.14771","last_updated":"2024-09-23T07:39:01Z","snapshot_observed_at":"2026-08-07T23:39:21.832236Z","submitted_at":"2024-09-23T07:39:01Z","title":"OMPar: Automatic Parallelization with AI-Driven Source-to-Source Compilation","version":1},"cited_work":{"arxiv_id":"2409.14771","doi":null,"metadata_source":"pith","pith_arxiv_id":"2409.14771","snapshot_observed_at":"2026-08-05T13:12:44.662229Z","title":"OMPar: Automatic Parallelization with AI-Driven Source-to-Source Compilation","venue":"cs.CL","work_id":"1b03f8d7-f2a2-4fc8-a128-bbe7059a452c","year":2024},"citing_paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-05T13:12:44.150501Z"},"links":{"cited_paper":"/paper/2409.14771","citing_paper":"/paper/2509.00883"},"observation_digest":"sha256:cd33425ea76431bc5e24190ea3fe58275c65c90f4df5d1f219e1c9ab4f42361f","observation_id":"6619f63c-4d81-49f9-bec9-d265ce26059b","resolution":{"observed_at":"2026-08-05T13:12:44.666640Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T13:12:44.881084Z","title":"[Online]","venue":null,"work_id":"3b82fcc5-89ce-4784-8c13-4c312e5a61c2","year":2025},"citing_paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-05T13:12:44.153964Z"},"links":{"citing_paper":"/paper/2509.00883"},"observation_digest":"sha256:3488f02b7757a3f18daea63054c627e31b0639ac8a1741650b17bc2b464bf9a6","observation_id":"139daa16-8c91-4f26-93f0-318c8f73429c","resolution":{"observed_at":"2026-08-05T13:12:44.883820Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T13:12:44.871375Z","title":"Polly - Performing Polyhedral Optimization s o n a Low-Level Intermediate Representation","venue":null,"work_id":"d156c25c-8647-4124-a82e-0c6a1de108f8","year":2012},"citing_paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-05T13:12:44.157675Z"},"links":{"citing_paper":"/paper/2509.00883"},"observation_digest":"sha256:f3a8e2ac99c1226954abb5586f112d1692139187125173a884c05f7e59e2a801","observation_id":"69c9c796-89ce-492c-87ec-3f39b97b63da","resolution":{"observed_at":"2026-08-05T13:12:44.874586Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T13:12:44.161212Z","title":"The Polyhedral Model Is More Widely Applicable Than You Think","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-05T13:12:44.161212Z"},"links":{"citing_paper":"/paper/2509.00883"},"observation_digest":"sha256:9ee476a2fab6072307f228b6cebea6964c81743b56ac7ba707321262485dc2b5","observation_id":"2b54956f-f21e-4fb6-8a67-ec2132fc1299","resolution":{"observed_at":"2026-08-05T13:12:44.161212Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T13:12:44.860852Z","title":"Automatic construct selection and variable classification in OpenMP,","venue":null,"work_id":"fe482f42-02d8-42d6-86e2-7f5e5e30f050","year":2019},"citing_paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-05T13:12:44.165103Z"},"links":{"citing_paper":"/paper/2509.00883"},"observation_digest":"sha256:a743a3b06d80d5c75130ad36f97baef7c3fc57d8d7cabba11686b2af7d240474","observation_id":"7fe78138-da6b-45af-93fc-fcd2f2683bf4","resolution":{"observed_at":"2026-08-05T13:12:44.864645Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T13:12:44.850083Z","title":"Adapting the polyhedral model as a f r am ewo rk for efficient speculative parallelization,","venue":null,"work_id":"2c7b5577-e1b3-47ba-8720-b8680833460a","year":2012},"citing_paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-05T13:12:44.168186Z"},"links":{"citing_paper":"/paper/2509.00883"},"observation_digest":"sha256:804f301cb4fcbe8fdb245ae7a0b27ba3139bc5218adb4ff29865527be2695f09","observation_id":"4b8ff464-4a33-4518-a078-9375560095f2","resolution":{"observed_at":"2026-08-05T13:12:44.853335Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T13:12:44.840280Z","title":"Par4All: From Convex Array Regions to Heterogeneous Computing","venue":null,"work_id":"a69a3abc-8455-49fe-9781-f780ff9c3af5","year":2012},"citing_paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-05T13:12:44.171593Z"},"links":{"citing_paper":"/paper/2509.00883"},"observation_digest":"sha256:f4e0e55eeb6728700cbce988a3dd9e72081cf52abadaf543fd6080786d7c0d42","observation_id":"273c20d4-8ff9-45ea-9908-0a55bcc585ba","resolution":{"observed_at":"2026-08-05T13:12:44.843348Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T13:12:44.828666Z","title":"Automatic Transformations for Communication-Minimized Parallelization and Locality Optimization in the Polyhedral Model","venue":null,"work_id":"b8580df5-bede-4dca-a072-80a7b115c194","year":null},"citing_paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-05T13:12:44.174569Z"},"links":{"citing_paper":"/paper/2509.00883"},"observation_digest":"sha256:809025b2e54fad5236e302daf818443b60cb20f249745999baa4d05224c92187","observation_id":"2eec40a7-69ac-4e40-8b3d-35299885ab43","resolution":{"observed_at":"2026-08-05T13:12:44.832981Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2401.12554","last_updated":"2024-05-14T15:07:58Z","snapshot_observed_at":"2026-08-04T12:58:29.544289Z","submitted_at":"2024-01-23T08:25:12Z","title":"Can Large Language Models Write Parallel Code?","version":3},"cited_work":{"arxiv_id":"2401.12554","doi":null,"metadata_source":"pith","pith_arxiv_id":"2401.12554","snapshot_observed_at":"2026-08-05T13:12:44.647283Z","title":"Can Large Language Models Write Parallel Code?","venue":"cs.DC","work_id":"36159f0a-9685-4e28-a4f7-ce7fc1e479e0","year":2024},"citing_paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-05T13:12:44.177498Z"},"links":{"cited_paper":"/paper/2401.12554","citing_paper":"/paper/2509.00883"},"observation_digest":"sha256:e16a100e94f06eebc084b30fa25ec4ecb5e6de6ee5790d537a245c7b9ed6adec","observation_id":"be779098-3f15-40ad-8f69-d1016595d602","resolution":{"observed_at":"2026-08-05T13:12:44.651341Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2312.13322","last_updated":"2024-09-19T19:28:09Z","snapshot_observed_at":"2026-07-06T17:06:08.967869Z","submitted_at":"2023-12-20T15:11:06Z","title":"MonoCoder: Domain-Specific Code Language Model for HPC Codes and Tasks","version":3},"cited_work":{"arxiv_id":"2312.13322","doi":null,"metadata_source":"pith","pith_arxiv_id":"2312.13322","snapshot_observed_at":"2026-08-05T13:12:44.633441Z","title":"MonoCoder: Domain-Specific Code Language Model for HPC Codes and Tasks","venue":"cs.PL","work_id":"43e03e6b-d6eb-4106-bc5f-70d58c36ab26","year":2023},"citing_paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-05T13:12:44.181178Z"},"links":{"cited_paper":"/paper/2312.13322","citing_paper":"/paper/2509.00883"},"observation_digest":"sha256:a9f667027e9d13b680fdd4e633cb3c51884a3978812f8f368f54691c0d08ec92","observation_id":"0dde186f-bbd4-4da9-ba26-a0ff3921c68a","resolution":{"observed_at":"2026-08-05T13:12:44.637198Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2401.16445","last_updated":"2024-06-22T01:28:07Z","snapshot_observed_at":"2026-07-06T17:22:03.122430Z","submitted_at":"2024-01-28T06:06:59Z","title":"OMPGPT: A Generative Pre-trained Transformer Model for OpenMP","version":3},"cited_work":{"arxiv_id":"2401.16445","doi":null,"metadata_source":"pith","pith_arxiv_id":"2401.16445","snapshot_observed_at":"2026-08-05T13:12:44.618691Z","title":"OMPGPT: A Generative Pre-trained Transformer Model for OpenMP","venue":"cs.SE","work_id":"4ce57f41-b32a-42e2-baa9-c00926bc0e96","year":2024},"citing_paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-05T13:12:44.184547Z"},"links":{"cited_paper":"/paper/2401.16445","citing_paper":"/paper/2509.00883"},"observation_digest":"sha256:ad0e16b94a0285f5bf8dfbe68a15953dcd5c2f3904bd43c84bd97c63e819144a","observation_id":"f5cfbd26-3c48-452f-a49e-d01fda50cf17","resolution":{"observed_at":"2026-08-05T13:12:44.622289Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2406.12146","last_updated":"2025-04-02T17:22:18Z","snapshot_observed_at":"2026-08-09T06:20:56.948227Z","submitted_at":"2024-06-17T23:26:41Z","title":"Should AI Optimize Your Code? A Comparative Study of Classical Optimizing Compilers Versus Current Large Language Models","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2406.12146","snapshot_observed_at":"2026-08-05T13:12:44.187916Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-05T13:12:44.187916Z"},"links":{"cited_paper":"/paper/2406.12146","citing_paper":"/paper/2509.00883"},"observation_digest":"sha256:6222332bd83f91444068a26a1a4ba864991940f98e47063910cefacd2fb9291f","observation_id":"d717d99e-8e17-4e16-93c8-aaa5045b0c37","resolution":{"observed_at":"2026-08-05T13:12:44.187916Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2305.11999","last_updated":"2023-05-16T16:56:10Z","snapshot_observed_at":"2026-08-08T11:26:26.574961Z","submitted_at":"2023-05-16T16:56:10Z","title":"Advising OpenMP Parallelization via a Graph-Based Approach with Transformers","version":1},"cited_work":{"arxiv_id":"2305.11999","doi":null,"metadata_source":"pith","pith_arxiv_id":"2305.11999","snapshot_observed_at":"2026-08-05T13:12:44.593081Z","title":"Advising OpenMP Parallelization via a Graph-Based Approach with Transformers","venue":"cs.DC","work_id":"aa5dcc09-df55-4c2e-bc05-7bf039735a9c","year":2023},"citing_paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-05T13:12:44.191515Z"},"links":{"cited_paper":"/paper/2305.11999","citing_paper":"/paper/2509.00883"},"observation_digest":"sha256:cb144e088d50673276ddd81dfb90faf30eb9c00de29f0349fc68baf5ba5912df","observation_id":"9f5d1c0a-d89b-4bd6-97fc-c327581785d0","resolution":{"observed_at":"2026-08-05T13:12:44.596939Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T13:12:44.817947Z","title":null,"venue":null,"work_id":"1892ca97-b093-42b8-a937-dce88e91f9a2","year":2023},"citing_paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-05T13:12:44.195253Z"},"links":{"citing_paper":"/paper/2509.00883"},"observation_digest":"sha256:be24e0fcff52034176bf0b51ffee3d1483fbc17219c333075eb243508197c216","observation_id":"6946559f-cab0-43bb-8c41-97d6afb88aab","resolution":{"observed_at":"2026-08-05T13:12:44.821744Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T13:12:44.198724Z","title":"Early performance evaluation of a","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-05T13:12:44.198724Z"},"links":{"citing_paper":"/paper/2509.00883"},"observation_digest":"sha256:69a9b13bc33cb40236036e0361c2bc0feb3347db5170e23cbe0f0f52326e3a43","observation_id":"d3e67ead-bb7f-48be-a5f4-1a3c9c891cd8","resolution":{"observed_at":"2026-08-05T13:12:44.198724Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1007/s11227-007-0149-x","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T13:12:44.234653Z","title":"Explo rin g the performance limits of simultaneous multithreading f o r m em or y intensive applications,","venue":null,"work_id":"0df2719c-315b-4cad-b6ce-b7bbc454562d","year":2008},"citing_paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-05T13:12:44.202092Z"},"links":{"citing_paper":"/paper/2509.00883"},"observation_digest":"sha256:8b260c8616dbc4301449f77154242b9eb162e7b95a122fe4d38048080b4264d2","observation_id":"23d5e1de-3507-404b-a590-22f35d187495","resolution":{"observed_at":"2026-08-05T13:12:44.239994Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"9252.20392","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T13:12:44.463271Z","title":"Simultaneous multithreading on x86_64 systems: an energy efficiency evaluation,","venue":null,"work_id":"5526ce2f-5f72-4368-a485-0fed97dc923e","year":2011},"citing_paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-05T13:12:44.205387Z"},"links":{"citing_paper":"/paper/2509.00883"},"observation_digest":"sha256:2fa447521796e18b17c1e08645458f65a3b6561532e0dc0f64332fa4ebbebc70","observation_id":"852a4af4-181c-46b5-a458-451e6fce9907","resolution":{"observed_at":"2026-08-05T13:12:44.468585Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-09T06:31:02.800959+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T13:12:44.208428Z","title":"RTRBench: A Benchmark Suite for Real -Time Robotics,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-05T13:12:44.208428Z"},"links":{"citing_paper":"/paper/2509.00883"},"observation_digest":"sha256:efbd8b30e61f2b19da3bfb5db4b1d930e0f3cc0ba72819638f876cc6cb3f31c3","observation_id":"a07c455d-234d-467c-a72c-f384f32a9bb5","resolution":{"observed_at":"2026-08-05T13:12:44.208428Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2509.00883","last_updated":"2025-08-31T14:51:19Z","latest_version":1,"primary_category":"cs.DC","snapshot_observed_at":"2026-08-08T18:51:51.585056Z","submitted_at":"2025-08-31T14:51:19Z","title":"Accelerating Latency-Critical Applications with AI-Powered Semi-Automatic Fine-Grained Parallelization on SMT Processors"},"reference_resolution":{"displayed":22,"state_counts":{"malformed_identifier":1,"metadata_mismatch":3,"parse_uncertain":0,"unresolved":4,"verified_exact":6,"verified_fuzzy":8},"total_outbound_references":22},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-09T06:31:02.800959+00:00","source":"crossref"},{"observed_at":"2026-08-09T06:30:57.326959+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 22 of 22 outbound references and 0 inbound Pith citation observations for arXiv:2509.00883."}