{"as_of":"2026-08-14T10:42:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:df082b0bb45935c0bc7bc51069dcdbeccdc50c1dac9a38641aa1285671f2f28a","coverage":[{"denominator":44,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":44,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-05T10:41:48.154485Z","state":"measured"},{"denominator":44,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":44,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-14T06:32:32.682623+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2509.03846/citation-record","integrity":"/paper/2509.03846/integrity","json":"/paper/2509.03846/citation-record.json","paper":"/paper/2509.03846"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2016.26163","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:50.156582Z","title":"Eyeriss: An Energy -Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks,","venue":null,"work_id":"bcf81f80-2e98-49ce-8f45-8c885d30a189","year":2017},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:47.951213Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:8ea61f3d09f5ace659c01bec9ef1113880f4da79e4ef03f964d143ed0b3cb3b1","observation_id":"a27ed251-d192-48b3-9e25-2af6eb3a8929","resolution":{"observed_at":"2026-08-05T10:41:50.160860Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:47.954285Z","title":null,"venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:47.954285Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:db42aa2c413c8ed29e9860da270d57c0f0506f0fd7252d8cef447bae982db3ee","observation_id":"b99e6622-812a-496e-8052-7b2ef272e205","resolution":{"observed_at":"2026-08-05T10:41:47.954285Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"4822.25419","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:50.026378Z","title":"DianNao,","venue":null,"work_id":"e6d7a378-aa60-4003-97e4-b5798320c664","year":2014},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:47.957250Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:8e02fa9d7cb55c14ba69641e8e38461ff5de9e6b791f0ac1023029f5e60262f8","observation_id":"3795db01-32ea-4d1e-97d5-d4d6f798bfbf","resolution":{"observed_at":"2026-08-05T10:41:50.030659Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:50.219471Z","title":"Then, IF#2-IF#4 inject Col3, Col4, and Col5 for channels {0, 1}; overlapping columns are forwarded laterally (blue arrows), so only the new column is fetched each time","venue":null,"work_id":"38633c8c-3022-4813-a9ad-88f482d4b2a0","year":null},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:47.947710Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:30c359de34d61d39a5519d7f9000bbf56c5c0333f4a28bd89408949d10fd6084","observation_id":"ddf9a082-c4ee-4270-a649-4cb53e983c69","resolution":{"observed_at":"2026-08-05T10:41:50.222495Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:50.228125Z","title":"Immediately after programming , A_MULS compute messages are multicast to all C-0 SiteOs (entry 2), each carrying an image data and the convolution-pattern bits","venue":null,"work_id":"b91b52cc-382f-4a77-a5ba-3736e2901ea6","year":null},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:47.943343Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:49a021353609f253cfdbfc351f5fdcd5d3b87dfcebf5f14473283fad4d2cadb8","observation_id":"d082c75a-df4d-4ad3-8d2d-fad0f03a4781","resolution":{"observed_at":"2026-08-05T10:41:50.231103Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1109/micro.2014.58","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"DaDianNao: A Machine-Learning Supercomputer,","venue":null,"work_id":"9e4b90e1-c9ec-4ee2-af4e-0652707b754f","year":2014},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:47.960107Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:d08b7e7fd3f1c26ae3ddefbbc52431c454d2edfaaa5ae9776415a76ef3f0e2ce","observation_id":"89ad4f8d-bc06-4b45-bdaf-f1b9d1f96790","resolution":{"observed_at":"2026-08-05T10:41:48.231939Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:47.963204Z","title":"ShiDianNao,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:47.963204Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:31bb0b40400362ea3088fa4e30a088d64408a25c983376039ec1e3aaf751fffc","observation_id":"73e050b1-887a-4893-8b53-b1161eb3da91","resolution":{"observed_at":"2026-08-05T10:41:47.963204Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:47.966033Z","title":"Krishna, H","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:47.966033Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:37471a20924a2dc74f6877e0d7f89a75b3b38bfd56c1789476581ab90e7589ac","observation_id":"72791949-c036-4369-ad7f-ba021d3a387b","resolution":{"observed_at":"2026-08-05T10:41:47.966033Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:47.969018Z","title":null,"venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:47.969018Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:ff176962685c25ae3ac53ecd2406bd0dd9b9d278e39e57e2e254aa0e4753e106","observation_id":"e8c25488-160c-4d4a-b9ee-601239398cc3","resolution":{"observed_at":"2026-08-05T10:41:47.969018Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:47.971582Z","title":"An Evaluation of Edge TPU Accelerators for Convolutional Neural Networks,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:47.971582Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:5f3cc405c2661c4f61089ebe75e9e796d36953baa39fa5d2eacd47b47ab33dbf","observation_id":"cd50083c-1b54-4cea-b595-55a745b0e960","resolution":{"observed_at":"2026-08-05T10:41:47.971582Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"8895.2023","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:49.801532Z","title":"Custom AI Streaming Accelerator Architecture,","venue":null,"work_id":"f5e9f1e5-038a-4ac8-8ab7-c0aab7b0f641","year":2023},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:47.974274Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:646e1bb8747e91db12c9ed8860510fe58bc35cb95ec64c8d228ea4fd42dd6a42","observation_id":"6a13fb2d-8af9-42df-8398-cc087920c7de","resolution":{"observed_at":"2026-08-05T10:41:49.806129Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2022.31500","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:49.732048Z","title":"Optimizing Off-Chip Memory Access for Deep Neural Network Accelerator,","venue":null,"work_id":"df13e282-449f-4140-b035-f6b23abe89cd","year":2022},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:47.976844Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:4d39e28286a3c31c75da3c148756813f2ddff47db9605be8b31fd95284a555b3","observation_id":"ad27476a-087d-4cf4-8f52-8db79a6445e6","resolution":{"observed_at":"2026-08-05T10:41:49.736767Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2021.30976","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:49.645266Z","title":"Minimizing Off-Chip Memory Access for CNN Accelerators,","venue":null,"work_id":"52123f45-a35b-46e0-9093-8168b62d5913","year":2022},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:47.979367Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:7a6d3c2c5944a89d25c32ca78c45d15635aea09a0d1bd74c54a231501620852b","observation_id":"568d3761-a98c-4ebe-9f62-7ada2dc6b80f","resolution":{"observed_at":"2026-08-05T10:41:49.649827Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2022.32114","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:49.586344Z","title":"EGCN: An Efficient GCN Accelerator for Minimizing Off-Chip Memory Access,","venue":null,"work_id":"cbe6b3ed-1217-4fe5-966a-7136b43a2e44","year":2022},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:47.982021Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:af2a13768b7ca1718555e24be1e785cda8b873925c8e78736adf093cedf2f8ff","observation_id":"7a827fbd-f43f-4166-817c-681225509249","resolution":{"observed_at":"2026-08-05T10:41:49.590695Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2024.33737","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:49.527569Z","title":"AI and Memory Wall,","venue":null,"work_id":"d12b10c1-a5a7-416e-b4e3-29824dee26b4","year":2024},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:47.984472Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:55629c6e16047787cc69dc35e0315ec7f8cebba52c4e117e9e556e086e2e258d","observation_id":"02b3d286-9795-4519-917d-b8f839544119","resolution":{"observed_at":"2026-08-05T10:41:49.531739Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"6585.21658","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:49.458418Z","title":"Hitting the memory wall,","venue":null,"work_id":"13e43330-0c60-4aac-9332-91a5d68b535a","year":1995},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:47.987025Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:ccde6a9db3fef28f6abc739879e1866c7bef7b69889af962aa7b932ca2484786","observation_id":"3982b6cb-ec68-45e4-8612-2eaf89dda641","resolution":{"observed_at":"2026-08-05T10:41:49.462860Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1145/3566052","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"Occam: Optimal Data Reuse for Convolutional Neural Networks,","venue":"ACM Transactions on Architecture and Code Optimization","work_id":"7a41a6f8-61a0-45f2-8fd1-274e5db0ca0b","year":2023},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:47.989425Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:d20d433d83ffcdb2bc84dbdea7babf44bdbcf09d47fd068d89613211939b2209","observation_id":"717d35c8-a491-448f-9dc7-945bd74e8282","resolution":{"observed_at":"2026-08-05T10:41:48.210400Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"9558.2023","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:49.382450Z","title":"Continuous Convolution Accelerator with Data Reuse based on Systolic Architecture,","venue":null,"work_id":"f39a2fb5-1a94-4e18-be00-ea0a6964df6c","year":2023},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:47.992022Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:5650871c962a12acc00bccc8e1df5a933bd89a6b770442a3149b719f7585f201","observation_id":"cbfc19a5-9c0e-478e-864d-1c5eb4d672e8","resolution":{"observed_at":"2026-08-05T10:41:49.386857Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:47.994973Z","title":"MAESTRO: A Data - Centric Approach to Understand Reuse, Performance, and Hardware Cost of DNN Mappings,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:47.994973Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:b2baf2a56f13c88f166995d398c6d461b9ca8b479e808053f84eb297db811b05","observation_id":"1dd39fad-d443-4871-8f54-b08aae2047af","resolution":{"observed_at":"2026-08-05T10:41:47.994973Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:47.997432Z","title":"A Survey of Coarse -Grained Reconfigurable Architecture and Design,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:47.997432Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:4e9a5e9c94767ed6f6ecc40391f67de03c7ae0045b615521b3c5f541bffde915","observation_id":"77644b56-bb7d-4830-80d9-fa4a84a9e152","resolution":{"observed_at":"2026-08-05T10:41:47.997432Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2020.30120","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:49.253066Z","title":"A Survey on Coarse-Grained Reconfigurable Architectures From a Performance Perspective,","venue":null,"work_id":"f47ef026-d8e5-4149-ad1c-f9137ab847b0","year":2020},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.000039Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:c93fc0c5a930f5fe8bfd2fb6b14da4ee17bfcab8799c4dbeebc0fc0870f4780b","observation_id":"dd1d01c0-0b2b-42f3-823d-1c2d506e2d41","resolution":{"observed_at":"2026-08-05T10:41:49.257674Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"1639.30622","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:49.184312Z","title":"Karunaratne, A","venue":null,"work_id":"10f497d9-5054-4c8f-8857-b13580d4eb8c","year":2017},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.002400Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:08815fde0ece204d64fe29efe1808e6af63c0af1f91e49ad1de0f03b8fa413f8","observation_id":"26e7a0f5-4a73-4d4e-8c2c-acc0a725b0c0","resolution":{"observed_at":"2026-08-05T10:41:49.188335Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:50.210954Z","title":"Integrating NVIDIA Deep Learning Accelerator (NVDLA) with RISC -V SoC on FireSim,","venue":null,"work_id":"617fae96-b1ef-457e-9eef-806f8ab75f17","year":2019},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.004876Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:cbbae548c4e520012364793b98d1023bc3a31784c674dbcf4067efd8cb31d2a5","observation_id":"f65f397c-b1cd-4066-8079-fd20cc65bbf3","resolution":{"observed_at":"2026-08-05T10:41:50.214035Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:48.113608Z","title":"Timeloop: A Systematic Approach to DNN Accelerator Evaluation,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.113608Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:07fc6bb6e7e017e6b8a8723c74fbabac63f70b9f7df41e08214c2899cd450a9d","observation_id":"ba31cfb3-510c-4b75-9e88-99afaf3fad0c","resolution":{"observed_at":"2026-08-05T10:41:48.113608Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"9363.2019","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:49.126098Z","title":null,"venue":null,"work_id":"5abb87da-346b-4f3a-82f8-81deb38b4898","year":2019},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.007359Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:5bf2598396eea97304be2c61cdda02ad586254bcd4e96716b202149956c4be60","observation_id":"55a9cca8-c6a9-40c8-bb5c-ad4fd82739b2","resolution":{"observed_at":"2026-08-05T10:41:49.130455Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:50.202449Z","title":"Ultra-Elastic CGRAs for Irregular Loop Specialization,","venue":null,"work_id":"eb55c300-17ed-4651-b930-ccde1ad58e3f","year":2021},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.009969Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:6b5052fa9d74a6e6889414ed2fcef27ba052a5db745a467fa54ef9e993fcf360","observation_id":"e7fc50e6-3e26-4106-81d3-01b2c9fa3bcf","resolution":{"observed_at":"2026-08-05T10:41:50.205233Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:50.193887Z","title":"DRESC: a retargetable compiler for coarse -grained reconfigurable architectures,","venue":null,"work_id":"ffce468c-1d05-476b-beaf-9450d517dac2","year":2002},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.106694Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:023b6eb84fd64a13738a54b5983c8eaf32854fadc9f641626831d6eb38da93aa","observation_id":"4cd6b98b-4c55-43af-962f-477f5d324b2e","resolution":{"observed_at":"2026-08-05T10:41:50.196857Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:48.124723Z","title":"Scratchpad Memory Management for Deep Learning Accelerators,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.124723Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:a85abc974e4f2d1a11fda5e831a090e6ef29d990ab4f4b0334f7fda0e10be9a7","observation_id":"363d3827-c321-4fa6-a92e-2a1ab11925fb","resolution":{"observed_at":"2026-08-05T10:41:48.124723Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2023.33305","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:48.720411Z","title":"Deep Learning Model Compression With Rank Reduction in Tensor Decomposition,","venue":null,"work_id":"d0b78939-2544-40d2-9a60-3634067c8f62","year":2025},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.127282Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:463c48b891bee36c9cfd167517bca7da84b3f632f675854fa26f9f11634064dc","observation_id":"34c8d506-496b-4393-8207-28a5fc82200f","resolution":{"observed_at":"2026-08-05T10:41:48.727904Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.3390/electronics13050975","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"Design of a Convolutional Neural Network Accelerator Based on On -Chip Data Reordering,","venue":"Electronics","work_id":"59e53c68-96e3-44c0-ab1b-4eedff7e42ab","year":2024},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.116554Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:53d90ec2939c537f2d38c2a0213104c3b36022cc6a6937543a73e1b9cab7ee45","observation_id":"23928a7e-49e8-4683-9996-e018d379f360","resolution":{"observed_at":"2026-08-05T10:41:48.193916Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:48.119448Z","title":"Twenty Years of Automated Methods for Mapping Applications on CGRA,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.119448Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:f7309d1c638216190fe1d82a17bdb5c603e4072b1d23e8384ace4cfae949dfa2","observation_id":"403d12c0-03d0-4b32-8fb2-43a85f732243","resolution":{"observed_at":"2026-08-05T10:41:48.119448Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2017.27527","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:48.868768Z","title":"Neurostream: Scalable and Energy Efficient Deep Learning with Smart Memory Cubes,","venue":null,"work_id":"b8d52996-cd29-4eef-8105-1c6c60c16eb5","year":2018},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.122136Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:755dad66e9213976255f050622103f5450adbbdbf001522486a93e169bb823b9","observation_id":"6fe51777-82cd-40b7-bd90-2ad7127a32a5","resolution":{"observed_at":"2026-08-05T10:41:48.875883Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2019.29282","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:48.524987Z","title":"Evaluating Modern GPU Interconnect: PCIe, NVLink, NV-SLI, NVSwitch and GPUDirect,","venue":null,"work_id":"85ebd9b2-ea1d-452f-8ebf-021632774cd5","year":2019},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.137959Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:7effce6bf49a9c12ba05836398fcfc4a1750f1dd13e65a2ab66134462f83c080","observation_id":"5930f307-3779-43fb-a953-cfd7913f3736","resolution":{"observed_at":"2026-08-05T10:41:48.529776Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:48.140552Z","title":"Accelerating PageRank Algorithmic Tasks with a new Programmable Hardware Architecture,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.140552Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:2a1f79a3eaf4634f63064e7b7170798fab53e2faacd005d2e26249ff8649437d","observation_id":"c4ef69ad-5822-406c-ba86-44ac324d4536","resolution":{"observed_at":"2026-08-05T10:41:48.140552Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2018.84659","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:48.662822Z","title":"Loom: Exploiting Weight and Activation Precisions to Accelerate Convolutional Neural Networks,","venue":null,"work_id":"fbcd6d6e-242d-4970-8c48-d9a6b4ad34e7","year":2018},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.129972Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:9eee16e855c1fe48fa01888dbb6c654d2dd597cfb39010b7bbe6e715720a58cf","observation_id":"56c757d4-72b3-4db2-be69-81d5af935602","resolution":{"observed_at":"2026-08-05T10:41:48.667214Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.3390/info16030164","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T05:30:23.456663Z","title":"Greedy Prefetch for Reducing Off -Chip Memory Accesses in Convolutional Neural Network Inference,","venue":"Information","work_id":"2daa5f02-e8ea-48c5-845a-1a561cf26ecb","year":2025},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.132583Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:b15cc7cb2a7ce7ea34cc65e48dfe5cdf725d7686329b0f4bcf777dbad0b65611","observation_id":"705e71ed-78a6-49c9-9993-1a878bf66a31","resolution":{"observed_at":"2026-08-05T10:41:48.184636Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"9701.2024","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:48.599794Z","title":"Present and Future, Challenges of High Bandwith Memory (HBM),","venue":null,"work_id":"b25c9717-e16b-4dd7-9d23-9d39d45cc59c","year":2024},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.135392Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:0aa4e218a310b03d55369f495cc3bfbe78637ab0edea72dba3a7821699aac65d","observation_id":"f3345a10-8cb3-431d-a98f-3baf08e2c925","resolution":{"observed_at":"2026-08-05T10:41:48.605060Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:50.176383Z","title":"The Evolution of the PCI Express (PCIe) Specification: In its Sixth Generation, Third Decade and Still Going Strong,","venue":null,"work_id":"431afe13-57af-4214-9cf1-ecbf6ff1c451","year":null},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.151660Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:85f63b5e922713ed26656cf2ad711a9423c16df1d285c2159f0ae982a280c9dd","observation_id":"79fc0e44-6f13-4c9d-b52b-93c107f706cb","resolution":{"observed_at":"2026-08-05T10:41:50.179470Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:50.168075Z","title":"Diversification of DRAM Application and Memory Hierarchy,","venue":null,"work_id":"677e9fc2-e828-49ad-b466-76b01fee2a16","year":null},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.154485Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:e7daad602d58d91634538c656fc999f001d14f28f6fc5d6bd083a7b26e12b667","observation_id":"ecda4eb8-65c8-48f1-8f13-300a45af120f","resolution":{"observed_at":"2026-08-05T10:41:50.171102Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:50.185098Z","title":"Messaging-based Intelligent Processing Unit (m- IPU) for next generation AI computing,","venue":null,"work_id":"628d7ee4-1c28-44b7-bca8-1cac5b8ddb0c","year":2024},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.143227Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:2199c3e79e574e9d562dd64523ec22e88bf643641b9795bb2660c046c2e2fffb","observation_id":"705315b3-ee16-4bff-b8c4-6ad3e60d75a0","resolution":{"observed_at":"2026-08-05T10:41:50.188189Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:48.145663Z","title":"Implications of memory embedding and hierarchy on the performance of MAVeC AI accelerators,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.145663Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:8d61357f1a6d4878b86bf063950236e5f1ddafddb7f86d3d8aa90ef17913321c","observation_id":"9b97d095-68d7-4cd9-9bca-ceadc31e25f3","resolution":{"observed_at":"2026-08-05T10:41:48.145663Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2507.20420","last_updated":"2025-07-27T21:33:34Z","snapshot_observed_at":"2026-08-06T13:31:46.464755Z","submitted_at":"2025-07-27T21:33:34Z","title":"Demystifying the 7-D Convolution Loop Nest for Data and Instruction Streaming in Reconfigurable AI Accelerators","version":1},"cited_work":{"arxiv_id":"2507.20420","doi":null,"metadata_source":"pith","pith_arxiv_id":"2507.20420","snapshot_observed_at":"2026-08-05T10:41:48.241310Z","title":"Demystifying the 7-D Convolution Loop Nest for Data and Instruction Streaming in Reconfigurable AI Accelerators","venue":"cs.AR","work_id":"453b5f5d-0e47-4d15-a1e3-f1e5edc6b9a9","year":2025},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.148368Z"},"links":{"cited_paper":"/paper/2507.20420","citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:013ae82eeeae70d16d0206eab9b85f23b691559f0f01c4485978eab0b2b55773","observation_id":"2b268739-5596-4af4-bd79-55dfedc6b3a4","resolution":{"observed_at":"2026-08-05T10:41:48.244595Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T10:41:48.012541Z","title":null,"venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":425,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.012541Z"},"links":{"citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:eb6ad33c0b3b3d3e2dcb9262ec45d25656df2a279a33ede70f6605678bc77fce","observation_id":"bbc92045-163d-4888-9653-76ec7d45c066","resolution":{"observed_at":"2026-08-05T10:41:48.012541Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2002.11886","last_updated":"2020-02-27T02:48:10Z","snapshot_observed_at":"2026-08-09T10:12:12.534831Z","submitted_at":"2020-02-27T02:48:10Z","title":"Hierarchical Memory Decoding for Video Captioning","version":1},"cited_work":{"arxiv_id":"2002.11886","doi":null,"metadata_source":"pith","pith_arxiv_id":"2002.11886","snapshot_observed_at":"2026-08-05T10:41:49.002235Z","title":"Hierarchical Memory Decoding for Video Captioning","venue":"cs.CV","work_id":"ba9c6697-7290-4fcf-a608-c9e545b36e52","year":2020},"citing_paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs","version":1},"reference_index":2002,"source":"pdf_text","source_observed_at":"2026-08-05T10:41:48.110146Z"},"links":{"cited_paper":"/paper/2002.11886","citing_paper":"/paper/2509.03846"},"observation_digest":"sha256:7afa0a14526258aa0ac37ee26bf8cf59e52f5ed644cf0db550b3524e3e896a64","observation_id":"d1aef5bf-c274-4820-970c-9c723711391d","resolution":{"observed_at":"2026-08-05T10:41:49.005490Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-14T06:32:32.682623+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2509.03846","last_updated":"2025-09-04T03:14:16Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-05T10:41:46.451537Z","submitted_at":"2025-09-04T03:14:16Z","title":"Hardware-Aware Data and Instruction Mapping for AI Tasks: Balancing Parallelism, I/O and Memory Tradeoffs"},"reference_resolution":{"displayed":44,"state_counts":{"malformed_identifier":1,"metadata_mismatch":13,"parse_uncertain":0,"unresolved":12,"verified_exact":10,"verified_fuzzy":8},"total_outbound_references":44},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"thesis":"As of 14 August 2026, this Paper Citation Record lists 44 of 44 outbound references and 0 inbound Pith citation observations for arXiv:2509.03846."}